Searched refs:HD64461_IRQBASE (Results 1 - 4 of 4) sorted by relevance
| /kernel/linux/linux-5.10/arch/sh/cchips/hd6446x/ |
| H A D | hd64461.c | 25 unsigned short mask = 1 << (irq - HD64461_IRQBASE); in hd64461_mask_irq()
36 unsigned short mask = 1 << (irq - HD64461_IRQBASE); in hd64461_unmask_irq()
48 if (data->irq == HD64461_IRQBASE + 13) in hd64461_mask_and_ack_irq()
63 unsigned int ext_irq = HD64461_IRQBASE; in hd64461_irq_demux()
81 HD64461_IOBASE, CONFIG_HD64461_IRQ, HD64461_IRQBASE, in setup_hd64461()
82 HD64461_IRQBASE + 15); in setup_hd64461()
90 irq_base = irq_alloc_descs(HD64461_IRQBASE, HD64461_IRQBASE, 16, -1); in setup_hd64461()
|
| /kernel/linux/linux-6.6/arch/sh/cchips/hd6446x/ |
| H A D | hd64461.c | 25 unsigned short mask = 1 << (irq - HD64461_IRQBASE); in hd64461_mask_irq()
36 unsigned short mask = 1 << (irq - HD64461_IRQBASE); in hd64461_unmask_irq()
48 if (data->irq == HD64461_IRQBASE + 13) in hd64461_mask_and_ack_irq()
63 unsigned int ext_irq = HD64461_IRQBASE; in hd64461_irq_demux()
81 HD64461_IOBASE, CONFIG_HD64461_IRQ, HD64461_IRQBASE, in setup_hd64461()
82 HD64461_IRQBASE + 15); in setup_hd64461()
90 irq_base = irq_alloc_descs(HD64461_IRQBASE, HD64461_IRQBASE, 16, -1); in setup_hd64461()
|
| /kernel/linux/linux-5.10/arch/sh/include/asm/ |
| H A D | hd64461.h | 231 #define HD64461_IRQBASE OFFCHIP_IRQ_BASE macro
235 #define HD64461_IRQ_UART (HD64461_IRQBASE+5)
236 #define HD64461_IRQ_IRDA (HD64461_IRQBASE+6)
237 #define HD64461_IRQ_TMU1 (HD64461_IRQBASE+9)
238 #define HD64461_IRQ_TMU0 (HD64461_IRQBASE+10)
239 #define HD64461_IRQ_GPIO (HD64461_IRQBASE+11)
240 #define HD64461_IRQ_AFE (HD64461_IRQBASE+12)
241 #define HD64461_IRQ_PCC1 (HD64461_IRQBASE+13)
242 #define HD64461_IRQ_PCC0 (HD64461_IRQBASE+14)
|
| /kernel/linux/linux-6.6/arch/sh/include/asm/ |
| H A D | hd64461.h | 231 #define HD64461_IRQBASE OFFCHIP_IRQ_BASE macro
235 #define HD64461_IRQ_UART (HD64461_IRQBASE+5)
236 #define HD64461_IRQ_IRDA (HD64461_IRQBASE+6)
237 #define HD64461_IRQ_TMU1 (HD64461_IRQBASE+9)
238 #define HD64461_IRQ_TMU0 (HD64461_IRQBASE+10)
239 #define HD64461_IRQ_GPIO (HD64461_IRQBASE+11)
240 #define HD64461_IRQ_AFE (HD64461_IRQBASE+12)
241 #define HD64461_IRQ_PCC1 (HD64461_IRQBASE+13)
242 #define HD64461_IRQ_PCC0 (HD64461_IRQBASE+14)
|
Completed in 4 milliseconds