Home
last modified time | relevance | path

Searched refs:DIV0FAULT (Results 1 - 13 of 13) sorted by relevance

/kernel/liteos_m/arch/arm/cortex-m3/keil/
H A Dlos_interrupt.c168 #define DIV0FAULT (1 << 4) macro
430 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT | UNALIGNFAULT); in HalHwiInit()
432 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT); in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m33/gcc/NTZ/
H A Dlos_interrupt.c170 #define DIV0FAULT (1 << 4) macro
427 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT | UNALIGNFAULT); in HalHwiInit()
429 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT); in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m33/gcc/TZ/non_secure/
H A Dlos_interrupt.c170 #define DIV0FAULT (1 << 4) macro
427 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT | UNALIGNFAULT); in HalHwiInit()
429 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT); in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m4/gcc/
H A Dlos_interrupt.c169 #define DIV0FAULT (1 << 4) macro
441 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT | UNALIGNFAULT); in HalHwiInit()
443 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT); in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m4/iar/
H A Dlos_interrupt.c169 #define DIV0FAULT (1 << 4) macro
431 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT | UNALIGNFAULT); in HalHwiInit()
433 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT); in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m55/gcc/NTZ/
H A Dlos_interrupt.c169 #define DIV0FAULT (1 << 4) macro
435 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT | UNALIGNFAULT); in HalHwiInit()
437 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT); in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m55/gcc/TZ/non_secure/
H A Dlos_interrupt.c170 #define DIV0FAULT (1 << 4) macro
427 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT | UNALIGNFAULT); in HalHwiInit()
429 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT); in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m7/gcc/
H A Dlos_interrupt.c168 #define DIV0FAULT (1 << 4) macro
430 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT | UNALIGNFAULT); in HalHwiInit()
432 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT); in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m33/iar/NTZ/
H A Dlos_interrupt.c171 #define DIV0FAULT (1 << 4) macro
430 *(volatile UINT32 *)OS_NVIC_CCR |= DIV0FAULT; in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m33/iar/TZ/non_secure/
H A Dlos_interrupt.c171 #define DIV0FAULT (1 << 4) macro
430 *(volatile UINT32 *)OS_NVIC_CCR |= DIV0FAULT; in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m55/iar/NTZ/
H A Dlos_interrupt.c171 #define DIV0FAULT (1 << 4) macro
430 *(volatile UINT32 *)OS_NVIC_CCR |= DIV0FAULT; in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m55/iar/TZ/non_secure/
H A Dlos_interrupt.c172 #define DIV0FAULT (1 << 4) macro
426 *(volatile UINT32 *)OS_NVIC_CCR |= DIV0FAULT; in HalHwiInit()
/kernel/liteos_m/arch/arm/cortex-m7/iar/
H A Dlos_interrupt.c172 #define DIV0FAULT (1 << 4) macro
433 *(volatile UINT32 *)OS_NVIC_CCR |= (DIV0FAULT | UNALIGNFAULT); in HalHwiInit()

Completed in 9 milliseconds