Searched refs:CNVC_BYPASS (Results 1 - 18 of 18) sorted by relevance
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_ipp.h | 77 IPP_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \
127 type CNVC_BYPASS; \
|
| H A D | dcn10_dpp.c | 312 CNVC_BYPASS, 0, in dpp1_cnv_setup()
318 CNVC_BYPASS, 0, in dpp1_cnv_setup()
|
| H A D | dcn10_dpp_cm.c | 715 CNVC_BYPASS, 0, in dpp1_full_bypass()
|
| H A D | dcn10_dpp.h | 319 TF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \
1063 type CNVC_BYPASS; \
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_ipp.h | 81 IPP_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \
148 type CNVC_BYPASS; \
|
| H A D | dcn10_dpp.c | 305 CNVC_BYPASS, 0, in dpp1_cnv_setup()
311 CNVC_BYPASS, 0, in dpp1_cnv_setup()
|
| H A D | dcn10_dpp_cm.c | 715 CNVC_BYPASS, 0, in dpp1_full_bypass()
|
| H A D | dcn10_dpp.h | 325 TF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \
1072 type CNVC_BYPASS; \
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/ |
| H A D | dcn20_dpp.c | 114 CNVC_BYPASS, 0, in dpp2_cnv_setup()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn20/ |
| H A D | dcn20_dpp.c | 114 CNVC_BYPASS, 0, in dpp2_cnv_setup()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn201/ |
| H A D | dcn201_dpp.c | 61 CNVC_BYPASS, 0, in dpp201_cnv_setup()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/ |
| H A D | dcn30_dpp.h | 293 TF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \
|
| H A D | dcn30_dpp.c | 194 CNVC_BYPASS, 0, in dpp3_cnv_setup()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn30/ |
| H A D | dcn30_dpp.h | 298 TF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \
|
| H A D | dcn30_dpp.c | 193 CNVC_BYPASS, 0, in dpp3_cnv_setup()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/ |
| H A D | navi10_enum.h | 501 * CNVC_BYPASS enum
504 typedef enum CNVC_BYPASS { enum
507 } CNVC_BYPASS; typedef
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/ |
| H A D | navi10_enum.h | 501 * CNVC_BYPASS enum
504 typedef enum CNVC_BYPASS { enum
507 } CNVC_BYPASS; typedef
|
| H A D | soc21_enum.h | 552 * CNVC_BYPASS enum
555 typedef enum CNVC_BYPASS { enum
558 } CNVC_BYPASS; typedef
|
Completed in 203 milliseconds