Searched refs:CLK_TOP_CAMTG1_SEL (Results 1 - 9 of 9) sorted by relevance
| /kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt6765-clk.h | 138 #define CLK_TOP_CAMTG1_SEL 103 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| H A D | mt6765-clk.h | 138 #define CLK_TOP_CAMTG1_SEL 103 macro
|
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 78 #define CLK_TOP_CAMTG1_SEL 68 macro
|
| H A D | mt6765-clk.h | 138 #define CLK_TOP_CAMTG1_SEL 103 macro
|
| /kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 78 #define CLK_TOP_CAMTG1_SEL 68 macro
|
| H A D | mt6765-clk.h | 138 #define CLK_TOP_CAMTG1_SEL 103 macro
|
| /kernel/linux/linux-6.6/drivers/clk/mediatek/ |
| H A D | clk-mt6765.c | 392 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG1_SEL, "camtg1_sel", camtg_parents,
|
| H A D | clk-mt8365.c | 426 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG1_SEL, "camtg1_sel", camtg_parents,
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| H A D | clk-mt6765.c | 389 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG1_SEL, "camtg1_sel", camtg_parents,
|
Completed in 11 milliseconds