Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD2_SEL (Results 1 - 20 of 20) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt7622-clk.h93 #define CLK_TOP_AUD2_SEL 81 macro
H A Dmt8516-clk.h177 #define CLK_TOP_AUD2_SEL 145 macro
H A Dmt7629-clk.h108 #define CLK_TOP_AUD2_SEL 98 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt7622-clk.h93 #define CLK_TOP_AUD2_SEL 81 macro
H A Dmt7629-clk.h108 #define CLK_TOP_AUD2_SEL 98 macro
H A Dmt8516-clk.h177 #define CLK_TOP_AUD2_SEL 145 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt8516-clk.h177 #define CLK_TOP_AUD2_SEL 145 macro
H A Dmt7622-clk.h93 #define CLK_TOP_AUD2_SEL 81 macro
H A Dmt7629-clk.h108 #define CLK_TOP_AUD2_SEL 98 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt8516-clk.h177 #define CLK_TOP_AUD2_SEL 145 macro
H A Dmt7622-clk.h93 #define CLK_TOP_AUD2_SEL 81 macro
H A Dmt7629-clk.h108 #define CLK_TOP_AUD2_SEL 98 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt7622.c448 MUX_GATE(CLK_TOP_AUD2_SEL, "aud2_sel", aud2_parents,
H A Dclk-mt7629.c518 MUX_GATE(CLK_TOP_AUD2_SEL, "aud2_sel", aud1_parents,
H A Dclk-mt8516.c397 MUX(CLK_TOP_AUD2_SEL, "aud2_sel", aud2_parents,
H A Dclk-mt8167.c586 MUX(CLK_TOP_AUD2_SEL, "aud2_sel", aud2_parents,
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt8516.c395 MUX(CLK_TOP_AUD2_SEL, "aud2_sel", aud2_parents,
H A Dclk-mt7622.c577 MUX_GATE(CLK_TOP_AUD2_SEL, "aud2_sel", aud2_parents,
H A Dclk-mt7629.c543 MUX_GATE(CLK_TOP_AUD2_SEL, "aud2_sel", aud1_parents,
H A Dclk-mt8167.c585 MUX(CLK_TOP_AUD2_SEL, "aud2_sel", aud2_parents,

Completed in 17 milliseconds