Searched refs:CLK_SCLK_UART3 (Results 1 - 25 of 30) sorted by relevance
12
| /kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | exynos5410.h | 25 #define CLK_SCLK_UART3 131 macro
|
| H A D | exynos5250.h | 45 #define CLK_SCLK_UART3 149 macro
|
| H A D | exynos5420.h | 32 #define CLK_SCLK_UART3 131 macro
|
| H A D | exynos4.h | 67 #define CLK_SCLK_UART3 154 macro
|
| H A D | exynos7-clk.h | 40 #define CLK_SCLK_UART3 6 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| H A D | exynos5410.h | 25 #define CLK_SCLK_UART3 131 macro
|
| H A D | exynos5250.h | 45 #define CLK_SCLK_UART3 149 macro
|
| H A D | exynos5420.h | 32 #define CLK_SCLK_UART3 131 macro
|
| H A D | exynos4.h | 67 #define CLK_SCLK_UART3 154 macro
|
| H A D | exynos7-clk.h | 40 #define CLK_SCLK_UART3 6 macro
|
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| H A D | exynos5410.h | 25 #define CLK_SCLK_UART3 131 macro
|
| H A D | exynos5250.h | 46 #define CLK_SCLK_UART3 149 macro
|
| H A D | exynos5420.h | 32 #define CLK_SCLK_UART3 131 macro
|
| H A D | exynos4.h | 67 #define CLK_SCLK_UART3 154 macro
|
| H A D | exynos7-clk.h | 40 #define CLK_SCLK_UART3 6 macro
|
| /kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | exynos5410.h | 25 #define CLK_SCLK_UART3 131 macro
|
| H A D | exynos5250.h | 46 #define CLK_SCLK_UART3 149 macro
|
| H A D | exynos5420.h | 32 #define CLK_SCLK_UART3 131 macro
|
| H A D | exynos7-clk.h | 40 #define CLK_SCLK_UART3 6 macro
|
| H A D | exynos4.h | 67 #define CLK_SCLK_UART3 154 macro
|
| /kernel/linux/linux-5.10/drivers/clk/samsung/ |
| H A D | clk-exynos5410.c | 218 GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
|
| H A D | clk-exynos7.c | 359 GATE(CLK_SCLK_UART3, "sclk_uart3", "dout_sclk_uart3",
|
| H A D | clk-exynos5250.c | 497 GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
|
| /kernel/linux/linux-6.6/drivers/clk/samsung/ |
| H A D | clk-exynos5410.c | 221 GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
|
| H A D | clk-exynos5250.c | 500 GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
|
Completed in 18 milliseconds
12