| /kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 177 #define CLK_PERI_AUXADC 39 macro
|
| H A D | mt8173-clk.h | 223 #define CLK_PERI_AUXADC 29 macro
|
| H A D | mt2701-clk.h | 250 #define CLK_PERI_AUXADC 29 macro
|
| H A D | mt2712-clk.h | 264 #define CLK_PERI_AUXADC 25 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 177 #define CLK_PERI_AUXADC 39 macro
|
| H A D | mt8173-clk.h | 223 #define CLK_PERI_AUXADC 29 macro
|
| H A D | mt2701-clk.h | 250 #define CLK_PERI_AUXADC 29 macro
|
| H A D | mt2712-clk.h | 264 #define CLK_PERI_AUXADC 25 macro
|
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 203 #define CLK_PERI_AUXADC 28 macro
|
| H A D | mt8135-clk.h | 177 #define CLK_PERI_AUXADC 39 macro
|
| H A D | mt8173-clk.h | 222 #define CLK_PERI_AUXADC 29 macro
|
| H A D | mt2701-clk.h | 250 #define CLK_PERI_AUXADC 29 macro
|
| H A D | mt2712-clk.h | 264 #define CLK_PERI_AUXADC 25 macro
|
| /kernel/linux/linux-6.6/drivers/clk/mediatek/ |
| H A D | clk-mt8173-pericfg.c | 79 GATE_PERI0(CLK_PERI_AUXADC, "peri_auxadc", "clk26m", 28),
|
| H A D | clk-mt6795-pericfg.c | 68 GATE_PERI(CLK_PERI_AUXADC, "peri_auxadc", "clk26m", 28),
|
| H A D | clk-mt8135.c | 489 GATE_PERI1(CLK_PERI_AUXADC, "auxadc_ck", "clk26m", 2),
|
| H A D | clk-mt2712.c | 910 GATE_PERI0(CLK_PERI_AUXADC, "per_auxadc", "ltepll_fs26m", 29),
|
| H A D | clk-mt2701.c | 827 GATE_PERI0(CLK_PERI_AUXADC, "auxadc_ck", "clk26m", 28),
|
| /kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 203 #define CLK_PERI_AUXADC 28 macro
|
| H A D | mt8135-clk.h | 177 #define CLK_PERI_AUXADC 39 macro
|
| H A D | mt8173-clk.h | 222 #define CLK_PERI_AUXADC 29 macro
|
| H A D | mt2701-clk.h | 250 #define CLK_PERI_AUXADC 29 macro
|
| H A D | mt2712-clk.h | 264 #define CLK_PERI_AUXADC 25 macro
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| H A D | clk-mt8135.c | 499 GATE_PERI1(CLK_PERI_AUXADC, "auxadc_ck", "clk26m", 2),
|
| H A D | clk-mt2701.c | 832 GATE_PERI0(CLK_PERI_AUXADC, "auxadc_ck", "clk26m", 28),
|