Home
last modified time | relevance | path

Searched refs:BIT_0 (Results 1 - 25 of 77) sorted by relevance

1234

/kernel/linux/linux-6.6/drivers/scsi/qla2xxx/
H A Dqla_edif.h19 #define EDIF_SA_CTL_FLG_REPL BIT_0
44 EDB_ACTIVE = BIT_0,
79 #define SA_FLAG_INVALIDATE BIT_0
H A Dqla_fw.h22 #define FO1_ENABLE_8016 BIT_0
31 #define PDO_FORCE_PLOGI BIT_0
458 #define BD_WRITE_DATA BIT_0
499 #define CF_WRITE_DATA BIT_0
541 #define TMF_WRITE_DATA BIT_0
624 #define SF_FCP_RSP_DMA BIT_0
975 #define TCF_CLEAR_ACA BIT_0
1000 #define AOF_NO_ABTS BIT_0 /* Do not send any ABTS. */
1196 #define CSRX_ISP_SOFT_RESET BIT_0 /* ISP soft reset. */
1265 #define GPDX_DATA_INOUT (BIT_1|BIT_0)
[all...]
H A Dqla_target.h226 #define ATIO_EXEC_WRITE BIT_0
421 #define EF_EN_EDIF BIT_0
484 #define CTIO7_FLAGS_DATA_OUT BIT_0 /* data from initiator */
586 #define ABTS_PARAM_ABORT_SEQ BIT_0
624 #define ABTS_CONTR_FLG_TERM_EXCHG BIT_0
840 TRC_NEW_CMD = BIT_0,
966 #define QLA24XX_MGMT_SEND_NACK BIT_0
H A Dqla_def.h107 #define BIT_0 0x1 macro
229 #define IDC_DEVICE_STATE_CHANGE BIT_0
249 #define QLA83XX_IDC_RESET_DISABLED BIT_0
415 #define SRB_DMA_VALID BIT_0 /* Command sent to ISP */
533 #define SRB_LOGIN_RETRIED BIT_0
583 #define SRB_FXDISC_REQ_DMA_VALID BIT_0
825 #define CSR_ISP_SOFT_RESET BIT_0 /* ISP soft reset */
843 #define NVR_CLOCK BIT_0
1098 #define MBX_DMA_IN BIT_0
1111 #define MBX_DMA_IN BIT_0
[all...]
H A Dqla_nvme.h66 #define CF_WRITE_DATA BIT_0
H A Dqla_tmpl.h60 #define CAPTURE_FLAG_PHYS_ONLY BIT_0
H A Dqla_inline.h381 return (data >> 6) & BIT_0 ? FC4_PRIORITY_FCP : FC4_PRIORITY_NVME; in qla2xxx_get_fc4_priority()
386 RESOURCE_IOCB = BIT_0,
H A Dqla_mbx.c237 if (mboxes & BIT_0) { in qla2x00_mailbox_command()
406 if (mboxes & BIT_0) { in qla2x00_mailbox_command()
579 if (mboxes & BIT_0) { in qla2x00_mailbox_command()
714 mcp->mb[4] = BIT_0; in qla2x00_execute_fw()
794 ha->max_supported_speed = mcp->mb[2] & (BIT_0|BIT_1); in qla2x00_execute_fw()
801 (BIT_0 | BIT_1 | BIT_2); in qla2x00_execute_fw()
1886 mcp->mb[1] = BIT_0; in qla2x00_init_firmware()
2530 if (opt & BIT_0) in qla24xx_login_fabric()
2594 mb[1] = BIT_0; in qla24xx_login_fabric()
2599 mb[10] |= BIT_0; /* Clas in qla24xx_login_fabric()
[all...]
/kernel/linux/linux-5.10/drivers/scsi/
H A Dqla1280.h17 #define BIT_0 0x1 macro
120 #define ISP_CFG0_1020 BIT_0 /* ISP1020 */
132 #define ISP_CFG1_SXP BIT_0 /* SXP register select */
134 #define ISP_RESET BIT_0 /* ISP soft reset */
146 #define NV_CLOCK BIT_0
160 #define CDMA_CONF_DIR BIT_0 /* DMA direction (0=fifo->host 1=host->fifo) */
177 #define DDMA_CONF_DIR BIT_0 /* DMA direction (0=fifo->host 1=host->fifo) */
203 #define BIOS_ENABLE BIT_0
567 #define RF_CONT BIT_0 /* Continuation. */
H A Dqla1280.c1124 mr = BIT_3 | BIT_2 | BIT_1 | BIT_0; in qla1280_set_target_parameters()
1198 (ha->bus_settings[bus].qtag_enables & (BIT_0 << target))) { in qla1280_slave_configure()
1690 err = qla1280_mailbox_command(ha, BIT_0 | BIT_1 | BIT_2, mb); in qla1280_load_firmware_pio()
1704 #define CMD_ARGS (BIT_7 | BIT_6 | BIT_4 | BIT_3 | BIT_2 | BIT_1 | BIT_0)
1708 #define CMD_ARGS (BIT_4 | BIT_3 | BIT_2 | BIT_1 | BIT_0)
1832 err = qla1280_mailbox_command(ha, BIT_1 | BIT_0, mb); in qla1280_start_firmware()
1842 err = qla1280_mailbox_command(ha, BIT_1 | BIT_0, &mb[0]); in qla1280_start_firmware()
1909 BIT_3 | BIT_2 | BIT_1 | BIT_0, in qla1280_init_rings()
1923 BIT_3 | BIT_2 | BIT_1 | BIT_0, in qla1280_init_rings()
2097 flag = (BIT_0 << targe in qla1280_config_target()
[all...]
/kernel/linux/linux-6.6/drivers/scsi/
H A Dqla1280.h17 #define BIT_0 0x1 macro
119 #define ISP_CFG0_1020 BIT_0 /* ISP1020 */
131 #define ISP_CFG1_SXP BIT_0 /* SXP register select */
133 #define ISP_RESET BIT_0 /* ISP soft reset */
145 #define NV_CLOCK BIT_0
159 #define CDMA_CONF_DIR BIT_0 /* DMA direction (0=fifo->host 1=host->fifo) */
176 #define DDMA_CONF_DIR BIT_0 /* DMA direction (0=fifo->host 1=host->fifo) */
202 #define BIOS_ENABLE BIT_0
566 #define RF_CONT BIT_0 /* Continuation. */
H A Dqla1280.c1114 mr = BIT_3 | BIT_2 | BIT_1 | BIT_0; in qla1280_set_target_parameters()
1188 (ha->bus_settings[bus].qtag_enables & (BIT_0 << target))) { in qla1280_slave_configure()
1680 err = qla1280_mailbox_command(ha, BIT_0 | BIT_1 | BIT_2, mb); in qla1280_load_firmware_pio()
1694 #define CMD_ARGS (BIT_7 | BIT_6 | BIT_4 | BIT_3 | BIT_2 | BIT_1 | BIT_0)
1698 #define CMD_ARGS (BIT_4 | BIT_3 | BIT_2 | BIT_1 | BIT_0)
1822 err = qla1280_mailbox_command(ha, BIT_1 | BIT_0, mb); in qla1280_start_firmware()
1832 err = qla1280_mailbox_command(ha, BIT_1 | BIT_0, &mb[0]); in qla1280_start_firmware()
1899 BIT_3 | BIT_2 | BIT_1 | BIT_0, in qla1280_init_rings()
1913 BIT_3 | BIT_2 | BIT_1 | BIT_0, in qla1280_init_rings()
2087 flag = (BIT_0 << targe in qla1280_config_target()
[all...]
/kernel/linux/linux-5.10/drivers/scsi/qla2xxx/
H A Dqla_fw.h22 #define FO1_ENABLE_8016 BIT_0
31 #define PDO_FORCE_PLOGI BIT_0
457 #define BD_WRITE_DATA BIT_0
495 #define CF_WRITE_DATA BIT_0
537 #define TMF_WRITE_DATA BIT_0
619 #define SF_FCP_RSP_DMA BIT_0
966 #define TCF_CLEAR_ACA BIT_0
989 #define AOF_NO_ABTS BIT_0 /* Do not send any ABTS. */
1168 #define CSRX_ISP_SOFT_RESET BIT_0 /* ISP soft reset. */
1237 #define GPDX_DATA_INOUT (BIT_1|BIT_0)
[all...]
H A Dqla_target.h225 #define ATIO_EXEC_WRITE BIT_0
470 #define CTIO7_FLAGS_DATA_OUT BIT_0 /* data from initiator */
572 #define ABTS_PARAM_ABORT_SEQ BIT_0
610 #define ABTS_CONTR_FLG_TERM_EXCHG BIT_0
829 TRC_NEW_CMD = BIT_0,
955 #define QLA24XX_MGMT_SEND_NACK BIT_0
H A Dqla_def.h81 #define BIT_0 0x1 macro
203 #define IDC_DEVICE_STATE_CHANGE BIT_0
223 #define QLA83XX_IDC_RESET_DISABLED BIT_0
366 #define SRB_DMA_VALID BIT_0 /* Command sent to ISP */
481 #define SRB_LOGIN_RETRIED BIT_0
526 #define SRB_FXDISC_REQ_DMA_VALID BIT_0
715 #define CSR_ISP_SOFT_RESET BIT_0 /* ISP soft reset */
733 #define NVR_CLOCK BIT_0
988 #define MBX_DMA_IN BIT_0
1001 #define MBX_DMA_IN BIT_0
[all...]
H A Dqla_nvme.h61 #define CF_WRITE_DATA BIT_0
H A Dqla_tmpl.h60 #define CAPTURE_FLAG_PHYS_ONLY BIT_0
H A Dqla_mbx.c233 if (mboxes & BIT_0) { in qla2x00_mailbox_command()
395 if (mboxes & BIT_0) { in qla2x00_mailbox_command()
563 if (mboxes & BIT_0) { in qla2x00_mailbox_command()
685 mcp->mb[4] = BIT_0; in qla2x00_execute_fw()
758 ha->max_supported_speed = mcp->mb[2] & (BIT_0|BIT_1); in qla2x00_execute_fw()
765 (BIT_0 | BIT_1 | BIT_2); in qla2x00_execute_fw()
1836 mcp->mb[1] = BIT_0; in qla2x00_init_firmware()
2477 if (opt & BIT_0) in qla24xx_login_fabric()
2541 mb[1] = BIT_0; in qla24xx_login_fabric()
2546 mb[10] |= BIT_0; /* Clas in qla24xx_login_fabric()
[all...]
H A Dqla_init.c2336 if (rd_reg_word(&reg->mailbox12) & BIT_0) in qla2x00_initialize_adapter()
4001 swing = ha->fw_seriallink_options[2] & (BIT_2 | BIT_1 | BIT_0); in qla2x00_update_fw_options()
4005 (BIT_3 | BIT_2 | BIT_1 | BIT_0); in qla2x00_update_fw_options()
4015 ((rx_sens & (BIT_1 | BIT_0)) << 2) | in qla2x00_update_fw_options()
4016 (tx_sens & (BIT_1 | BIT_0)); in qla2x00_update_fw_options()
4021 emphasis = ha->fw_seriallink_options[3] & (BIT_1 | BIT_0); in qla2x00_update_fw_options()
4023 (BIT_3 | BIT_2 | BIT_1 | BIT_0); in qla2x00_update_fw_options()
4033 ((rx_sens & (BIT_1 | BIT_0)) << 2) | in qla2x00_update_fw_options()
4034 (tx_sens & (BIT_1 | BIT_0)); in qla2x00_update_fw_options()
4127 if ((le16_to_cpu(ha->fw_seriallink_options24[0]) & BIT_0) in qla24xx_update_fw_options()
[all...]
/kernel/linux/linux-5.10/drivers/net/ethernet/qlogic/qlcnic/
H A Dqlcnic_hw.h140 #define QLCNIC_GET_OWNER(val) ((val) & (BIT_0 | BIT_1))
H A Dqlcnic_hdr.h195 #define BIT_0 0x1 macro
492 #define TA_CTL_START BIT_0
H A Dqlcnic_83xx_hw.h364 #define QLC_83XX_LINK_STATS(data) ((data) & BIT_0)
530 #define QLC_REGISTER_LB_IDC BIT_0
/kernel/linux/linux-6.6/drivers/net/ethernet/qlogic/qlcnic/
H A Dqlcnic_hw.h140 #define QLCNIC_GET_OWNER(val) ((val) & (BIT_0 | BIT_1))
H A Dqlcnic_83xx_hw.h364 #define QLC_83XX_LINK_STATS(data) ((data) & BIT_0)
530 #define QLC_REGISTER_LB_IDC BIT_0
H A Dqlcnic_hdr.h195 #define BIT_0 0x1 macro
492 #define TA_CTL_START BIT_0

Completed in 75 milliseconds

1234