Home
last modified time | relevance | path

Searched refs:chn_num (Results 1 - 10 of 10) sorted by relevance

/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/src/drv/cipher_v1.0/drivers/core/include/
H A Ddrv_symc.h293 * param[out] chn_num The channel number.
296 hi_s32 drv_symc_alloc_chn(hi_u32 *chn_num);
300 * param[in] chn_num The channel number.
303 hi_void drv_symc_free_chn(hi_u32 chn_num);
307 * param[in] chn_num The channel number.
310 hi_s32 drv_symc_reset(hi_u32 chn_num);
314 * param[in] chn_num The channel number.
317 hi_void drv_symc_get_err_code(hi_u32 chn_num);
341 * param[in] chn_num The channel number.
346 hi_s32 drv_symc_set_iv(hi_u32 chn_num, cons
[all...]
H A Ddrv_hash.h77 * \param[in] chn_num The channel number.
82 hi_s32 drv_hash_cfg(hi_u32 chn_num, hash_mode mode, const hi_u32 *state);
86 * \param[in] chn_num The channel number.
91 hi_s32 drv_hash_start(hi_u32 chn_num, const crypto_mem *mem, hi_u32 buf_size);
95 * \param[in] chn_num The channel number.
100 hi_s32 drv_hash_wait_done(hi_u32 chn_num, hi_u32 *state);
104 * \param[in] chn_num The channel number.
107 void drv_hash_reset(hi_u32 chn_num);
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/src/drv/cipher_v1.0/drivers/core/
H A Ddrv_symc_v200.c117 static hi_u32 drv_symc_done_try(hi_u32 chn_num) in drv_symc_done_try() argument
121 hi_log_chk_param_return(chn_num >= CRYPTO_HARD_CHANNEL_MAX); in drv_symc_done_try()
124 status.bits.cipher_chn_obuf_raw &= 0x01 << chn_num; /* check interception */ in drv_symc_done_try()
315 static hi_s32 drv_symc_wait_irq(hi_u32 chn_num, symc_hard_context *ctx, hi_u32 timeout) in drv_symc_wait_irq() argument
328 hi_log_error("wait done timeout, chn = %u\n", chn_num); in drv_symc_wait_irq()
330 drv_symc_get_err_code(chn_num); in drv_symc_wait_irq()
527 static hi_void drv_symc_print_last_node(hi_u32 chn_num) in drv_symc_print_last_node() argument
535 ctx = &g_hard_context[chn_num]; in drv_symc_print_last_node()
552 chn_num, in->sym_start_addr, in->sym_alg_length, in drv_symc_print_last_node()
561 static hi_void drv_symc_print_status(hi_u32 chn_num) in drv_symc_print_status() argument
613 drv_symc_get_err_code(hi_u32 chn_num) drv_symc_get_err_code() argument
724 drv_symc_chn_resume(hi_u32 chn_num) drv_symc_chn_resume() argument
753 drv_symc_alloc_chn(hi_u32 *chn_num) drv_symc_alloc_chn() argument
802 drv_symc_free_chn(hi_u32 chn_num) drv_symc_free_chn() argument
1030 drv_symc_set_iv(hi_u32 chn_num, const hi_u32 iv[SYMC_IV_MAX_SIZE_IN_WORD], hi_u32 ivlen, hi_u32 flag) drv_symc_set_iv() argument
1050 drv_symc_get_iv(hi_u32 chn_num, hi_u32 iv[SYMC_IV_MAX_SIZE_IN_WORD]) drv_symc_get_iv() argument
1065 drv_symc_set_key(hi_u32 chn_num, const hi_u32 key[SYMC_KEY_MAX_SIZE_IN_WORD], hi_u32 key_len, hi_u32 odd) drv_symc_set_key() argument
1084 drv_symc_set_sm1_sk(hi_u32 chn_num, const hi_u32 key[SYMC_SM1_SK_SIZE_IN_WORD], hi_u32 key_len) drv_symc_set_sm1_sk() argument
1098 drv_symc_add_inbuf(hi_u32 chn_num, compat_addr buf_phy, hi_u32 buf_size, symc_node_usage usage) drv_symc_add_inbuf() argument
1158 drv_symc_add_outbuf(hi_u32 chn_num, compat_addr buf_phy, hi_u32 buf_size, symc_node_usage usage) drv_symc_add_outbuf() argument
1194 drv_symc_add_buf_usage(hi_u32 chn_num, hi_u32 in, symc_node_usage usage) drv_symc_add_buf_usage() argument
1218 drv_aead_ccm_add_n(hi_u32 chn_num, hi_u8 *nonce, hi_u32 nonce_len) drv_aead_ccm_add_n() argument
1284 drv_aead_ccm_add_a(hi_u32 chn_num, compat_addr buf_phy, hi_u32 buf_size) drv_aead_ccm_add_a() argument
1349 drv_aead_gcm_add_a(hi_u32 chn_num, compat_addr buf_phy, hi_u32 buf_size) drv_aead_gcm_add_a() argument
1401 drv_aead_gcm_add_clen(hi_u32 chn_num, hi_u8 *clen, hi_u32 clen_len) drv_aead_gcm_add_clen() argument
1439 drv_aead_get_tag(hi_u32 chn_num, hi_u32 *tag, hi_u32 tag_buf_len) drv_aead_get_tag() argument
1557 drv_symc_set_isr_callback(hi_u32 chn_num, callback_symc_isr callback, hi_void *ctx) drv_symc_set_isr_callback() argument
1575 drv_symc_start(hi_u32 chn_num) drv_symc_start() argument
1635 drv_symc_query_ram_interrupt(hi_u32 chn_num, symc_hard_context *ctx, hi_u32 timeout) drv_symc_query_ram_interrupt() argument
1666 drv_symc_wait_done(hi_u32 chn_num, hi_u32 timeout) drv_symc_wait_done() argument
[all...]
H A Ddrv_hash_v200.c79 static hi_void hash_print_last_node(hi_u32 chn_num) in hash_print_last_node() argument
84 ctx = (hash_hard_context *)g_hash_hard_channel[chn_num].ctx; in hash_print_last_node()
89 hi_log_error("chn %u, src addr 0x%x, size 0x%x\n", chn_num, in->hash_start_addr, in->hash_alg_length); in hash_print_last_node()
93 static hi_s32 drv_hash_get_err_code(hi_u32 chn_num) in drv_hash_get_err_code() argument
106 hi_log_error("hash error: klad_key_use_err, chn %u !!!\n", chn_num); in drv_hash_get_err_code()
109 hi_log_error("hash error: alg_len_err, chn %u !!!\n", chn_num); in drv_hash_get_err_code()
112 hi_log_error("hash error: smmu_page_invalid, chn %u !!!\n", chn_num); in drv_hash_get_err_code()
115 hi_log_error("symc error: out_smmu_page_not_valid, chn %u !!!\n", chn_num); in drv_hash_get_err_code()
118 hi_log_error("symc error: klad_key_write_err, chn %u !!!\n", chn_num); in drv_hash_get_err_code()
123 hash_print_last_node(chn_num); in drv_hash_get_err_code()
325 hash_done_try(hi_u32 chn_num) hash_done_try() argument
614 drv_hash_wait_ready(hi_u32 chn_num) drv_hash_wait_ready() argument
653 hash_addbuf(hi_u32 chn_num, compat_addr buf_phy, hi_u32 buf_size) hash_addbuf() argument
678 drv_hash_cfg(hi_u32 chn_num, hash_mode mode, const hi_u32 state[HASH_RESULT_MAX_SIZE_IN_WORD]) drv_hash_cfg() argument
707 drv_hash_start(hi_u32 chn_num, const crypto_mem *mem, hi_u32 length) drv_hash_start() argument
749 drv_hash_wait_done(hi_u32 chn_num, hi_u32 *state) drv_hash_wait_done() argument
777 drv_hash_reset(hi_u32 chn_num) drv_hash_reset() argument
[all...]
H A Ddrv_symc_v100.c72 static hi_u32 drv_symc_done_try(hi_u32 chn_num) in drv_symc_done_try() argument
78 hi_log_chk_param_return(chn_num >= CRYPTO_HARD_CHANNEL_MAX); in drv_symc_done_try()
81 status.bits.chn_obuf_raw &= 0x01 << chn_num; /* check interception */ in drv_symc_done_try()
87 ctx = crypto_channel_get_context(g_symc_hard_channel, CRYPTO_HARD_CHANNEL_MAX, chn_num); in drv_symc_done_try()
93 process = symc_read(reg_chann_ofull_cnt(chn_num)); in drv_symc_done_try()
94 symc_write(reg_chann_iempty_cnt(chn_num), process); in drv_symc_done_try()
95 symc_write(reg_chann_ofull_cnt(chn_num), process); in drv_symc_done_try()
284 static hi_s32 drv_symc_wait_irq(hi_u32 chn_num, hi_u32 timeout) in drv_symc_wait_irq() argument
289 ctx = crypto_channel_get_context(g_symc_hard_channel, CRYPTO_HARD_CHANNEL_MAX, chn_num); in drv_symc_wait_irq()
291 hi_log_error("crypto channel get context failed, ctx is null, chn = %u\n", chn_num); in drv_symc_wait_irq()
514 drv_symc_print_last_node(hi_u32 chn_num) drv_symc_print_last_node() argument
544 drv_symc_print_status(hi_u32 chn_num) drv_symc_print_status() argument
591 drv_symc_get_err_code(hi_u32 chn_num) drv_symc_get_err_code() argument
935 drv_symc_alloc_chn(hi_u32 *chn_num) drv_symc_alloc_chn() argument
995 drv_symc_free_chn(hi_u32 chn_num) drv_symc_free_chn() argument
1011 drv_symc_set_iv(hi_u32 chn_num, const hi_u32 iv[SYMC_IV_MAX_SIZE_IN_WORD], hi_u32 ivlen, hi_u32 flag) drv_symc_set_iv() argument
1040 drv_symc_get_iv(hi_u32 chn_num, hi_u32 iv[SYMC_IV_MAX_SIZE_IN_WORD]) drv_symc_get_iv() argument
1053 drv_symc_set_key(hi_u32 chn_num, const hi_u32 key[SYMC_KEY_MAX_SIZE_IN_WORD], hi_u32 key_len, hi_u32 odd) drv_symc_set_key() argument
1075 drv_symc_set_sm1_sk(hi_u32 chn_num, const hi_u32 key[SYMC_SM1_SK_SIZE_IN_WORD], hi_u32 key_len) drv_symc_set_sm1_sk() argument
1112 drv_symc_add_inbuf(hi_u32 chn_num, compat_addr buf_phy, hi_u32 buf_size, symc_node_usage usage) drv_symc_add_inbuf() argument
1175 drv_symc_add_outbuf(hi_u32 chn_num, compat_addr buf_phy, hi_u32 buf_size, symc_node_usage usage) drv_symc_add_outbuf() argument
1228 drv_aead_ccm_add_n(hi_u32 chn_num, hi_u8 *nonce, hi_u32 nonce_len) drv_aead_ccm_add_n() argument
1238 drv_aead_ccm_add_a(hi_u32 chn_num, compat_addr buf_phy, hi_u32 buf_size) drv_aead_ccm_add_a() argument
1248 drv_aead_gcm_add_a(hi_u32 chn_num, compat_addr buf_phy, hi_u32 buf_size) drv_aead_gcm_add_a() argument
1260 drv_aead_get_tag(hi_u32 chn_num, hi_u32 *tag, hi_u32 tag_buf_len) drv_aead_get_tag() argument
1272 drv_aead_gcm_add_clen(hi_u32 chn_num, hi_u8 *clen, hi_u32 clen_len) drv_aead_gcm_add_clen() argument
1284 drv_symc_add_buf_usage(hi_u32 chn_num, hi_u32 in, symc_node_usage usage) drv_symc_add_buf_usage() argument
1379 drv_symc_set_isr_callback(hi_u32 chn_num, callback_symc_isr callback, hi_void *ctx) drv_symc_set_isr_callback() argument
1402 drv_symc_start(hi_u32 chn_num) drv_symc_start() argument
1430 drv_symc_query_raw_interrupt(hi_u32 chn_num, hi_u32 timeout) drv_symc_query_raw_interrupt() argument
1453 drv_symc_wait_done(hi_u32 chn_num, hi_u32 timeout) drv_symc_wait_done() argument
1496 drv_symc_set_destroy_callback(hi_u32 chn_num, callback_symc_destroy destroy) drv_symc_set_destroy_callback() argument
[all...]
H A Ddrv_hash_v100.c183 hi_s32 drv_hash_cfg(hi_u32 chn_num, hash_mode mode, const hi_u32 state[HASH_RESULT_MAX_SIZE_IN_WORD]) in drv_hash_cfg() argument
191 crypto_unused(chn_num); in drv_hash_cfg()
225 hi_s32 drv_hash_start(hi_u32 chn_num, const crypto_mem *mem, hi_u32 length) in drv_hash_start() argument
234 crypto_unused(chn_num); in drv_hash_start()
272 hi_s32 drv_hash_wait_done(hi_u32 chn_num, hi_u32 *state) in drv_hash_wait_done() argument
282 crypto_unused(chn_num); in drv_hash_wait_done()
294 hi_log_error("error, hash len err, chn = %u", chn_num); in drv_hash_wait_done()
309 void drv_hash_reset(hi_u32 chn_num) in drv_hash_reset() argument
311 crypto_unused(chn_num); in drv_hash_reset()
/device/soc/rockchip/common/sdk_linux/drivers/thermal/
H A Drockchip_thermal.c106 * @chn_num: the channel number of tsadc chip
124 int chn_num; member
852 .chn_num = ROCKCHIP_THERMAL_TWO, /* 2 channels for tsadc */
876 .chn_num = 1, /* one channel for tsadc */
901 .chn_num = 1, /* one channel for tsadc */
928 .chn_num = 1, /* one channel for tsadc */
953 .chn_num = 1, /* one channel for tsadc */
979 .chn_num = ROCKCHIP_THERMAL_TWO, /* two channels for tsadc */
1004 .chn_num = 1, /* one channels for tsadc */
1029 .chn_num
[all...]
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/component/hifb/drv/hi3516cv500/
H A Dhifb_graphic_hal.h190 hi_void hal_para_set_para_up_vhd_chn(hi_u32 chn_num);
H A Dhifb_graphic_hal.c1395 hi_void hal_para_set_para_up_vhd_chn(hi_u32 chn_num) in hal_para_set_para_up_vhd_chn() argument
1399 para_up_vhd.u32 = (1 << chn_num); in hal_para_set_para_up_vhd_chn()
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/cbb/vo/vo_dev/arch/hi3516cv500/hal/
H A Dvou_drv.c205 hi_u32 chn_num; member

Completed in 15 milliseconds