Home
last modified time | relevance | path

Searched refs:SCLK_SDMMC (Results 1 - 21 of 21) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk3036-cru.h19 #define SCLK_SDMMC 68 macro
H A Drk3128-cru.h22 #define SCLK_SDMMC 68 macro
H A Drk3188-cru-common.h28 #define SCLK_SDMMC 72 macro
H A Drk1808-cru.h48 #define SCLK_SDMMC 47 macro
H A Dpx30-cru.h61 #define SCLK_SDMMC 59 macro
H A Drk3288-cru.h23 #define SCLK_SDMMC 68 macro
H A Drk3368-cru.h24 #define SCLK_SDMMC 68 macro
H A Drk3399-cru.h34 #define SCLK_SDMMC 76 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drk1808-cru.h48 #define SCLK_SDMMC 47 macro
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3036.c251 DIV(SCLK_SDMMC, "sclk_sdmmc", "sclk_sdmmc_src", 0, RK2928_CLKSEL_CON(11), 0, 7, DFLAGS),
H A Dclk-rk3128.c268 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc0", mux_mmc_src_p, 0, RK2928_CLKSEL_CON(11), 6, 2, MFLAGS, 0, 6, DFLAGS,
H A Dclk-rk3368.c455 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc", mux_mmc_src_p, 0, RK3368_CLKSEL_CON(50), 8, 2, MFLAGS, 0, 7, DFLAGS,
H A Dclk-rk3188.c342 COMPOSITE_NOMUX(SCLK_SDMMC, "sclk_sdmmc", "hclk_peri", 0, RK2928_CLKSEL_CON(11), 0, 6, DFLAGS,
H A Dclk-rk3328.c452 COMPOSITE(SCLK_SDMMC, "clk_sdmmc", mux_2plls_24m_u480m_p, 0, RK3328_CLKSEL_CON(30), 8, 2, MFLAGS, 0, 8, DFLAGS,
H A Dclk-rv1108.c498 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc", mux_mmc_src_p, 0, RV1108_CLKSEL_CON(25), 8, 2, MFLAGS, 0, 8, DFLAGS,
H A Dclk-rk3228.c310 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc", mux_mmc_src_p, 0, RK2928_CLKSEL_CON(11), 8, 2, MFLAGS, 0, 8, DFLAGS,
H A Dclk-rk3308.c383 COMPOSITE_NODIV(SCLK_SDMMC, "clk_sdmmc", mux_sdmmc_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
H A Dclk-rk3288.c386 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc", mux_mmc_src_p, 0, RK3288_CLKSEL_CON(11), 6, 2, MFLAGS, 0, 6, DFLAGS,
H A Dclk-px30.c385 COMPOSITE_NODIV(SCLK_SDMMC, "clk_sdmmc", mux_sdmmc_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
H A Dclk-rk3399.c695 COMPOSITE(SCLK_SDMMC, "clk_sdmmc", mux_pll_src_cpll_gpll_npll_ppll_upll_24m_p, 0, RK3399_CLKSEL_CON(16), 8, 3,
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c491 COMPOSITE_NODIV(SCLK_SDMMC, "clk_sdmmc", mux_sdmmc_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,

Completed in 28 milliseconds