Searched refs:PRFCNT_BASE_LO (Results 1 - 11 of 11) sorted by relevance
| /device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/backend/gpu/ |
| H A D | mali_kbase_instr_backend.c | 84 kbase_reg_write(kbdev, GPU_CONTROL_MCU_REG(PRFCNT_BASE_LO), enable->dump_buffer & 0xFFFFFFFF); in kbase_instr_hwcnt_enable_internal()
98 kbase_reg_write(kbdev, GPU_CONTROL_REG(PRFCNT_BASE_LO), enable->dump_buffer & BASE_MEM_FLAGS_MAX); in kbase_instr_hwcnt_enable_internal()
222 kbase_reg_write(kbdev, GPU_CONTROL_MCU_REG(PRFCNT_BASE_LO), kbdev->hwcnt.addr & BASE_MEM_FLAGS_MAX); in kbase_instr_hwcnt_request_dump()
226 kbase_reg_write(kbdev, GPU_CONTROL_REG(PRFCNT_BASE_LO), kbdev->hwcnt.addr & BASE_MEM_FLAGS_MAX); in kbase_instr_hwcnt_request_dump()
|
| /device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/gpu/backend/ |
| H A D | mali_kbase_gpu_regmap_csf.h | 86 #define PRFCNT_BASE_LO \ macro
|
| H A D | mali_kbase_gpu_regmap_jm.h | 69 #define PRFCNT_BASE_LO \ macro
|
| /device/soc/rockchip/common/kernel/drivers/gpu/arm/midgard/backend/gpu/ |
| H A D | mali_kbase_instr_backend.c | 147 kbase_reg_write(kbdev, GPU_CONTROL_REG(PRFCNT_BASE_LO), in kbase_instr_hwcnt_enable_internal()
287 kbase_reg_write(kbdev, GPU_CONTROL_REG(PRFCNT_BASE_LO), in kbase_instr_hwcnt_request_dump()
|
| /device/soc/rockchip/common/vendor/drivers/gpu/arm/midgard/backend/gpu/ |
| H A D | mali_kbase_instr_backend.c | 133 kbase_reg_write(kbdev, GPU_CONTROL_REG(PRFCNT_BASE_LO), setup->dump_buffer & 0xFFFFFFFF, kctx); in kbase_instr_hwcnt_enable_internal()
263 kbase_reg_write(kbdev, GPU_CONTROL_REG(PRFCNT_BASE_LO), kbdev->hwcnt.addr & 0xFFFFFFFF, NULL); in kbase_instr_hwcnt_request_dump()
|
| /device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/backend/gpu/ |
| H A D | mali_kbase_instr_backend.c | 87 kbase_reg_write(kbdev, GPU_CONTROL_REG(PRFCNT_BASE_LO), in kbase_instr_hwcnt_enable_internal()
237 kbase_reg_write(kbdev, GPU_CONTROL_REG(PRFCNT_BASE_LO), in kbase_instr_hwcnt_request_dump()
|
| H A D | mali_kbase_model_dummy.c | 1349 } else if (addr >= GPU_CONTROL_REG(PRFCNT_BASE_LO) &&
1352 case PRFCNT_BASE_LO:
|
| /device/soc/rockchip/rk3588/kernel/include/uapi/gpu/arm/bifrost/gpu/backend/ |
| H A D | mali_kbase_gpu_regmap_jm.h | 67 #define PRFCNT_BASE_LO 0x060 /* (RW) Performance counter memory macro
|
| H A D | mali_kbase_gpu_regmap_csf.h | 128 #define PRFCNT_BASE_LO 0x060 /* (RW) Performance counter memory macro
|
| /device/soc/rockchip/common/vendor/drivers/gpu/arm/midgard/ |
| H A D | mali_midg_regmap.h | 72 #define PRFCNT_BASE_LO 0x060 /* (RW) Performance counter memory region base address, low word */ macro
|
| /device/soc/rockchip/common/kernel/drivers/gpu/arm/midgard/ |
| H A D | mali_midg_regmap.h | 74 #define PRFCNT_BASE_LO 0x060 /* (RW) Performance counter memory region base address, low word */ macro
|
Completed in 12 milliseconds