Searched refs:PCLK_PWM0 (Results 1 - 12 of 12) sorted by relevance
| /device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/ |
| H A D | rk1808-cru.h | 202 #define PCLK_PWM0 280 macro
|
| H A D | px30-cru.h | 164 #define PCLK_PWM0 339 macro
|
| H A D | rk3368-cru.h | 134 #define PCLK_PWM0 350 macro
|
| H A D | rk3568-cru.h | 61 #define PCLK_PWM0 48 macro
|
| /device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/ |
| H A D | rk1808-cru.h | 202 #define PCLK_PWM0 280 macro
|
| H A D | rv1126-cru.h | 49 #define PCLK_PWM0 35 macro
|
| H A D | rk3568-cru.h | 61 #define PCLK_PWM0 48 macro
|
| /device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/ |
| H A D | clk-rk3368.c | 582 GATE(PCLK_PWM0, "pclk_pwm0", "pclk_bus", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(12), 0, GFLAGS),
|
| H A D | clk-rk3308.c | 660 GATE(PCLK_PWM0, "pclk_pwm0", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 3, GFLAGS),
|
| H A D | clk-px30.c | 621 GATE(PCLK_PWM0, "pclk_pwm0", "pclk_bus_pre", 0, PX30_CLKGATE_CON(14), 15, GFLAGS),
|
| /device/soc/rockchip/common/vendor/drivers/clk/ |
| H A D | clk-rk1808.c | 579 GATE(PCLK_PWM0, "pclk_pwm0", "lsclk_bus_pre", 0, RK1808_CLKGATE_CON(16), 6, GFLAGS),
|
| /device/soc/rockchip/rk3566/vendor/drivers/clk/ |
| H A D | clk-rk3568.c | 1076 GATE(PCLK_PWM0, "pclk_pwm0", "pclk_pdpmu", 0, RK3568_PMU_CLKGATE_CON(1), 6, GFLAGS),
|
Completed in 29 milliseconds