| /device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/gpu/ |
| H A D | mali_kbase_gpu_regmap.h | 170 #define JOB_IRQ_CLEAR 0x004 /* Interrupt clear register */ macro
|
| /device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/backend/gpu/ |
| H A D | mali_kbase_irq_linux.c | 282 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), val); in kbase_job_irq_test_handler()
|
| H A D | mali_kbase_pm_driver.c | 1691 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), 0xFFFFFFFF);
1717 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), 0xFFFFFFFF);
|
| H A D | mali_kbase_jm_hw.c | 387 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), in kbase_job_done()
403 * 4. Sometime before the JOB_IRQ_CLEAR line in kbase_job_done()
|
| /device/soc/rockchip/common/vendor/drivers/gpu/arm/midgard/ |
| H A D | mali_midg_regmap.h | 197 #define JOB_IRQ_CLEAR 0x004 /* Interrupt clear register */ macro
200 #define JOB_IRQ_JS_STATE 0x010 /* status==active and _next == busy snapshot from last JOB_IRQ_CLEAR */
|
| /device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/ |
| H A D | mali_kbase_dummy_job_wa.c | 137 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), done); in run_job()
|
| /device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/ |
| H A D | mali_kbase_dummy_job_wa.c | 129 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), done); in run_job()
|
| /device/soc/rockchip/common/vendor/drivers/gpu/arm/midgard/backend/gpu/ |
| H A D | mali_kbase_irq_linux.c | 242 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), val, NULL); in kbase_job_irq_test_handler()
|
| H A D | mali_kbase_pm_driver.c | 912 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), 0xFFFFFFFF, NULL); in kbase_pm_enable_interrupts()
933 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), 0xFFFFFFFF, NULL); in kbase_pm_disable_interrupts_nolock()
|
| H A D | mali_kbase_jm_hw.c | 272 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), done & ((1 << i) | (1 << (i + 0x10))), NULL); in kbase_job_done()
286 * 4. Sometime before the JOB_IRQ_CLEAR line in kbase_job_done()
|
| H A D | mali_kbase_jm_rb.c | 1259 kbase_device_trace_register_access(kctx, REG_WRITE, JOB_CONTROL_REG(JOB_IRQ_CLEAR), 1 << js); in kbase_gpu_complete_hw()
|
| /device/soc/rockchip/common/kernel/drivers/gpu/arm/midgard/ |
| H A D | mali_midg_regmap.h | 204 #define JOB_IRQ_CLEAR 0x004 /* Interrupt clear register */ macro
207 #define JOB_IRQ_JS_STATE 0x010 /* status==active and _next == busy snapshot from last JOB_IRQ_CLEAR */
|
| /device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/backend/gpu/ |
| H A D | mali_kbase_irq_linux.c | 283 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), val); in kbase_job_irq_test_handler()
|
| H A D | mali_kbase_model_dummy.c | 1143 } else if (addr == JOB_CONTROL_REG(JOB_IRQ_CLEAR)) {
1166 if (addr == JOB_CONTROL_REG(JOB_IRQ_CLEAR)) {
|
| H A D | mali_kbase_pm_driver.c | 2240 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), 0xFFFFFFFF);
2266 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), 0xFFFFFFFF);
|
| H A D | mali_kbase_jm_hw.c | 472 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), in kbase_job_done()
490 * 4. Sometime before the JOB_IRQ_CLEAR line in kbase_job_done()
|
| /device/soc/rockchip/common/kernel/drivers/gpu/arm/midgard/backend/gpu/ |
| H A D | mali_kbase_irq_linux.c | 249 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), val, NULL); in kbase_job_irq_test_handler()
|
| H A D | mali_kbase_pm_driver.c | 1018 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), 0xFFFFFFFF, in kbase_pm_enable_interrupts()
1041 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), 0xFFFFFFFF, in kbase_pm_disable_interrupts_nolock()
|
| H A D | mali_kbase_jm_hw.c | 315 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), in kbase_job_done()
335 * 4. Sometime before the JOB_IRQ_CLEAR line in kbase_job_done()
|
| H A D | mali_kbase_jm_rb.c | 1429 JOB_CONTROL_REG(JOB_IRQ_CLEAR), in kbase_gpu_complete_hw()
|
| /device/soc/rockchip/rk3588/kernel/include/uapi/gpu/arm/bifrost/gpu/ |
| H A D | mali_kbase_gpu_regmap.h | 190 #define JOB_IRQ_CLEAR 0x004 /* Interrupt clear register */ macro
|
| /device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/csf/ |
| H A D | mali_kbase_csf.c | 2811 kbase_reg_write(kbdev, JOB_CONTROL_REG(JOB_IRQ_CLEAR), val); in kbase_csf_interrupt()
|