Home
last modified time | relevance | path

Searched refs:value (Results 21976 - 22000 of 27283) sorted by relevance

1...<<871872873874875876877878879880>>...1092

/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn321/
H A Ddcn321_resource.c121 #define SR_ARR_INIT(reg_name, id, value)\
122 REG_STRUCT[id].reg_name = value
1612 uint32_t value = REG_READ(CC_DC_PIPE_DIS); in read_pipe_fuses() local
1614 value = value & 0xf; in read_pipe_fuses()
1615 return value; in read_pipe_fuses()
1672 /* within dml lib, initial value is hard coded, if ASIC pipe is fused, the in dcn321_resource_construct()
1673 * value will be changed, update max_num_dpp and max_num_otg for dml. in dcn321_resource_construct()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_mpc.c287 *last base value for our lut is compute by adding the last base value in mpc3_program_ogam_pwl()
1022 uint32_t i, red, green, blue, value; in mpc3_set3dlut_ram10() local
1030 value = (red<<20) | (green<<10) | blue; in mpc3_set3dlut_ram10()
1032 REG_SET(RMU_3DLUT_DATA_30BIT[rmu_idx], 0, MPC_RMU_3DLUT_DATA_30BIT, value); in mpc3_set3dlut_ram10()
1320 int value) in mpc3_set_rmu_mux()
1325 REG_UPDATE(MPC_RMU_CONTROL, MPC_RMU0_MUX, value); in mpc3_set_rmu_mux()
1327 REG_UPDATE(MPC_RMU_CONTROL, MPC_RMU1_MUX, value); in mpc3_set_rmu_mux()
1317 mpc3_set_rmu_mux( struct mpc *mpc, int rmu_idx, int value) mpc3_set_rmu_mux() argument
/kernel/linux/linux-6.6/drivers/dma/
H A Dat_hdmac.c201 /* value that may get written back: */
608 * value read from CTRLA.
611 * @ctrla: the value of CTRLA
632 * the value of the channel's DSCR register and compare it against the DSCR
633 * value of each LLI.
659 * to the very same LLI as well as the CTRLA value read inbetween does. For
663 * reach. This algorithm is very unlikely not to find a stable value for DSCR.
686 * If the DSCR register value has not changed inside the DMA in atc_get_llis_residue()
695 * read value of CTRLA may refer to an already processed in atc_get_llis_residue()
1079 * @value
1084 atc_prep_dma_memset(struct dma_chan *chan, dma_addr_t dest, int value, size_t len, unsigned long flags) atc_prep_dma_memset() argument
1096 &dest, value, len, flags); atc_prep_dma_memset() local
1152 atc_prep_dma_memset_sg(struct dma_chan *chan, struct scatterlist *sgl, unsigned int sg_len, int value, unsigned long flags) atc_prep_dma_memset_sg() argument
1168 value, sg_len, flags); atc_prep_dma_memset_sg() local
[all...]
/kernel/linux/linux-6.6/drivers/crypto/intel/qat/qat_common/
H A Dqat_asym_algs.c929 static int qat_rsa_set_n(struct qat_rsa_ctx *ctx, const char *value, in qat_rsa_set_n() argument
934 const char *ptr = value; in qat_rsa_set_n()
961 static int qat_rsa_set_e(struct qat_rsa_ctx *ctx, const char *value, in qat_rsa_set_e() argument
966 const char *ptr = value; in qat_rsa_set_e()
986 static int qat_rsa_set_d(struct qat_rsa_ctx *ctx, const char *value, in qat_rsa_set_d() argument
991 const char *ptr = value; in qat_rsa_set_d()
/kernel/linux/linux-6.6/arch/x86/events/intel/
H A Dds.c420 u64 value; member
1302 u64 value = ds->pebs_event_reset[hwc->idx]; in intel_pmu_pebs_via_pt_enable() local
1318 value = ds->pebs_event_reset[MAX_PEBS_EVENTS_FMT4 + idx]; in intel_pmu_pebs_via_pt_enable()
1320 value = ds->pebs_event_reset[MAX_PEBS_EVENTS + idx]; in intel_pmu_pebs_via_pt_enable()
1322 wrmsrl(base + idx, value); in intel_pmu_pebs_via_pt_enable()
1539 union hsw_tsx_tuning tsx = { .value = tsx_tuning }; in intel_get_tsx_weight()
1997 * Since the counter increments a negative counter value and in intel_pmu_save_and_restart_reload()
2056 * The reload value is always hwc->sample_period. in __intel_pmu_pebs_event()
/kernel/linux/linux-6.6/drivers/net/ethernet/dec/tulip/
H A Dwinbond-840.c317 static void mdio_write(struct net_device *dev, int phy_id, int location, int value);
584 static void mdio_write(struct net_device *dev, int phy_id, int location, int value) in mdio_write() argument
588 int mii_cmd = (0x5002 << 16) | (phy_id << 23) | (location<<18) | value; in mdio_write()
592 np->mii_if.advertising = value; in mdio_write()
1423 static void netdev_set_msglevel(struct net_device *dev, u32 value) in netdev_set_msglevel() argument
1425 debug = value; in netdev_set_msglevel()
/kernel/linux/linux-6.6/drivers/net/ethernet/ti/
H A Ddavinci_cpdma.c257 pool->phys = pool->hw_addr; /* assumes no IOMMU, don't use this value */ in cpdma_desc_pool_create()
306 static int _cpdma_control_set(struct cpdma_ctlr *ctlr, int control, int value) in _cpdma_control_set() argument
325 val |= (value & info->mask) << info->shift; in _cpdma_control_set()
664 void cpdma_ctlr_eoi(struct cpdma_ctlr *ctlr, u32 value) in cpdma_ctlr_eoi() argument
666 dma_reg_write(ctlr, CPDMA_MACEOIVECTOR, value); in cpdma_ctlr_eoi()
1403 int cpdma_control_set(struct cpdma_ctlr *ctlr, int control, int value) in cpdma_control_set() argument
1409 ret = _cpdma_control_set(ctlr, control, value); in cpdma_control_set()
/kernel/linux/linux-6.6/drivers/net/fddi/
H A Ddefxx.c43 * against the expected value.
329 * data - for dfx_port_write_long, this is a value to write;
331 * the read value
1050 u32 data; /* host data register value */ in dfx_driver_init()
1245 * bp->reset_type should be set to a valid reset type value before
1339 /* Set transmit flush timeout value */ in dfx_adap_init()
1343 bp->cmd_req_virt->char_set.item[0].value = 3; /* 3 seconds */ in dfx_adap_init()
1356 bp->cmd_req_virt->snmp_set.item[0].value = bp->full_duplex_enb; in dfx_adap_init()
1359 bp->cmd_req_virt->snmp_set.item[1].value = bp->req_ttrt; in dfx_adap_init()
1630 PI_UINT32 port_status; /* PDQ port status register value */ in dfx_int_pr_halt_id()
[all...]
/kernel/linux/linux-6.6/drivers/media/i2c/s5c73m3/
H A Ds5c73m3-core.c237 static int s5c73m3_check_status(struct s5c73m3 *state, unsigned int value) in s5c73m3_check_status() argument
247 if (ret < 0 || status == value) in s5c73m3_check_status()
258 if (ret == 0 && status != value) { in s5c73m3_check_status()
267 status, value, i2c_status, i2c_seq_status); in s5c73m3_check_status()
461 static int s5c73m3_system_status_wait(struct s5c73m3 *state, u32 value, in s5c73m3_system_status_wait() argument
470 if (reg == value) in s5c73m3_system_status_wait()
1575 * always a default value of 4 lanes is used. in s5c73m3_get_dt_data()
/kernel/linux/linux-6.6/drivers/media/i2c/
H A Dov7251.c959 static int ov7251_set_hflip(struct ov7251 *ov7251, s32 value) in ov7251_set_hflip() argument
964 if (value) in ov7251_set_hflip()
976 static int ov7251_set_vflip(struct ov7251 *ov7251, s32 value) in ov7251_set_vflip() argument
981 if (value) in ov7251_set_vflip()
993 static int ov7251_set_test_pattern(struct ov7251 *ov7251, s32 value) in ov7251_set_test_pattern() argument
998 if (value) in ov7251_set_test_pattern()
1720 dev_err(dev, "could not read test pattern value\n"); in ov7251_probe()
1728 dev_err(dev, "could not read vflip value\n"); in ov7251_probe()
1736 dev_err(dev, "could not read hflip value\n"); in ov7251_probe()
/kernel/linux/linux-6.6/drivers/media/platform/mediatek/vcodec/decoder/vdec/
H A Dvdec_av1_req_lat_if.c28 #define AV1_DIV_ROUND_UP_POW2(value, n) \
31 typeof(value) _value = value; \
35 #define AV1_DIV_ROUND_UP_POW2_SIGNED(value, n) \
38 typeof(value) _value_ = value; \
258 * @feature_enabled_mask: the corresponding feature value is coded or not.
294 * coefficients and as the base value for the other quantizers.
/kernel/linux/linux-6.6/drivers/net/wireless/broadcom/brcm80211/brcmfmac/
H A Dfwsignal.c43 * A length value 0 indicates variable length tlv.
236 #define brcmf_skb_if_flags_set_field(skb, field, value) \
239 BRCMF_SKB_IF_FLAGS_ ## field ## _SHIFT, (value))
271 #define brcmf_skb_htod_tag_set_field(skb, field, value) \
274 BRCMF_SKB_HTOD_TAG_ ## field ## _SHIFT, (value))
287 #define brcmf_skb_htod_seq_set_field(skb, field, value) \
290 BRCMF_SKB_HTOD_SEQ_ ## field ## _SHIFT, (value))
/kernel/linux/linux-6.6/arch/x86/kvm/svm/
H A Dnested.c211 u32 value, p; in nested_svm_vmrun_msrpm() local
225 if (kvm_vcpu_read_guest(&svm->vcpu, offset, &value, 4)) in nested_svm_vmrun_msrpm()
228 svm->nested.msrpm[p] = svm->msrpm[p] | value; in nested_svm_vmrun_msrpm()
1051 * is stored in vmcb02, but its value doesn't need to be copied from/to in nested_svm_vmexit()
1251 u32 offset, msr, value; in nested_svm_exit_handled_msr() local
1268 if (kvm_vcpu_read_guest(&svm->vcpu, svm->nested.ctl.msrpm_base_pa + offset, &value, 4)) in nested_svm_exit_handled_msr()
1271 return (value & mask) ? NESTED_EXIT_DONE : NESTED_EXIT_HOST; in nested_svm_exit_handled_msr()
/kernel/linux/linux-6.6/drivers/gpu/drm/
H A Ddrm_connector.c496 * majority of drivers ignores the return value, so add in a big WARN in drm_connector_attach_encoder()
1003 * drm_get_tv_mode_from_name - Translates a TV mode name into its enum value in DRM_ENUM_NAME_FN()
1009 * Returns: the enum value on success, a negative errno otherwise. in DRM_ENUM_NAME_FN()
1170 * lot more complicated. First, userspace cannot rely on the "DPMS" value
1181 * the software value on legacy drivers.
1185 * never read back the value of "DPMS" because it can be incorrect.
1200 * should update this value using drm_connector_set_tile_property().
1204 * default value of link-status is "GOOD". If something fails during or
1206 * hotplug uevent. Drivers should update this value using
1247 * The value o
2797 drm_connector_set_obj_prop(struct drm_mode_object *obj, struct drm_property *property, uint64_t value) drm_connector_set_obj_prop() argument
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu7_powertune.c908 cache |= ((config_regs->value << config_regs->shift) & config_regs->mask); in smu7_program_pt_config_registers()
929 data |= ((config_regs->value << config_regs->shift) & config_regs->mask); in smu7_program_pt_config_registers()
962 uint32_t count, value, value2; in smu7_enable_didt_config() local
975 value = 0; in smu7_enable_didt_config()
978 value = SYS_GRBM_GFX_INDEX_DATA__INSTANCE_BROADCAST_WRITES_MASK in smu7_enable_didt_config()
981 cgs_write_register(hwmgr->device, mmGRBM_GFX_INDEX, value); in smu7_enable_didt_config()
/kernel/linux/linux-6.6/drivers/hwmon/
H A Dw83627ehf.c151 * REG_MAN_ID has the value 0x5ca3 for all supported chips.
329 u8 in[10]; /* Register value */
330 u8 in_max[10]; /* Register value */
331 u8 in_min[10]; /* Register value */
354 u8 pwm_enable_orig[4]; /* original value of pwm_enable */
364 u8 fan_step_output[4]; /* rate of change output value */
422 u16 value) in w83627ehf_write_value()
431 outb_p(value >> 8, data->addr + DATA_REG_OFFSET); in w83627ehf_write_value()
435 outb_p(value & 0xff, data->addr + DATA_REG_OFFSET); in w83627ehf_write_value()
454 u16 value) in w83627ehf_write_temp()
421 w83627ehf_write_value(struct w83627ehf_data *data, u16 reg, u16 value) w83627ehf_write_value() argument
453 w83627ehf_write_temp(struct w83627ehf_data *data, u16 reg, u16 value) w83627ehf_write_temp() argument
[all...]
/kernel/linux/linux-6.6/drivers/input/mouse/
H A Delantech.c125 "failed to write register %#02x with value %#02x%#02x\n", in elantech_write_reg_params()
134 * Send an Elantech style special command to read a value from a register
190 * Send an Elantech style special command to write a register with a value
255 "failed to write register 0x%02x with value 0x%02x.\n", in elantech_write_reg()
890 * The constant bits change depending on the value of in elantech_packet_check_v4()
996 * This writes the reg_07 value again to the hardware at the end of every
997 * set_rate call because the register loses its value. reg_07 allows setting
1066 * we read back the value we just wrote. in elantech_set_absolute_mode()
1096 * (value from firmware) * 10 + 790 = dpi
1269 * Display a register value b
1294 unsigned char value; elantech_set_int_attr() local
[all...]
/kernel/linux/linux-6.6/tools/power/x86/intel-speed-select/
H A Disst-config.c202 int value; in parse_int_file() local
214 if (fscanf(filep, "%d", &value) != 1) in parse_int_file()
218 return value; in parse_int_file()
1217 float value = 0; in clx_n_get_base_ratio() local
1230 value = atof(number) * 10; in clx_n_get_base_ratio()
1237 return (int)(value); in clx_n_get_base_ratio()
/kernel/linux/linux-6.6/sound/core/
H A Dpcm_lib.c429 /* the delta value is small or zero in most cases */ in snd_pcm_update_hw_ptr0()
595 * snd_interval_refine - refine the interval value of configurator
596 * @i: the interval value to refine
597 * @v: the interval value to refer to
599 * Refines the interval value with the reference value.
603 * Return: Positive if the value is changed, zero if it's not changed, or a
661 /* only exclude max value if also excluded before refine */ in snd_interval_refine_first()
677 /* only exclude min value if also excluded before refine */ in snd_interval_refine_last()
697 * snd_interval_div - refine the interval value wit
[all...]
/kernel/linux/linux-6.6/sound/pci/emu10k1/
H A Demupcm.c879 // to obtain), so only a fixed worst-case value would be practical. in snd_emu10k1_playback_pointer()
1530 uinfo->value.integer.min = 0; in snd_emu10k1_pcm_efx_voices_mask_info()
1531 uinfo->value.integer.max = 1; in snd_emu10k1_pcm_efx_voices_mask_info()
1542 ucontrol->value.integer.value[idx] = (emu->efx_voices_mask[idx / 32] & (1 << (idx % 32))) ? 1 : 0; in snd_emu10k1_pcm_efx_voices_mask_get()
1555 if (ucontrol->value.integer.value[idx]) { in snd_emu10k1_pcm_efx_voices_mask_put()
/kernel/linux/linux-6.6/sound/soc/codecs/
H A Dda7219.c386 * If ALC in operation and value of control has been updated, in da7219_mixin_gain_put()
403 if ((ucontrol->value.integer.value[0]) && (!da7219->alc_en)) { in da7219_alc_sw_put()
433 * Frequency value spans two 8-bit registers, lower then upper byte. in da7219_tonegen_freq_get()
436 ucontrol->value.integer.value[0] = le16_to_cpu(val); in da7219_tonegen_freq_get()
453 * Frequency value spans two 8-bit registers, lower then upper byte. in da7219_tonegen_freq_put()
457 val_new = cpu_to_le16(ucontrol->value.integer.value[0]); in da7219_tonegen_freq_put()
1174 dev_err(codec_dai->dev, "Unsupported MCLK value in da7219_set_dai_sysclk()
[all...]
/kernel/linux/linux-6.6/sound/pci/ctxfi/
H A Dcthw20k1.c76 * Fixed-point value in 8.24 format for parameter channel */
1208 /* Read I2S CTL. Keep original value. */ in hw_daio_init()
2094 u32 value; in hw_read_20kx() local
2100 value = inl(hw->io_base + 0x4); in hw_read_20kx()
2104 return value; in hw_read_20kx()
2122 u32 value; in hw_read_pci() local
2128 value = inl(hw->io_base + 0x14); in hw_read_pci()
2132 return value; in hw_read_pci()
/kernel/linux/linux-6.6/drivers/scsi/aic7xxx/
H A Daic7xxx_pci.c624 static void write_brdctl(struct ahc_softc *ahc, uint8_t value);
1867 write_brdctl(struct ahc_softc *ahc, uint8_t value) in write_brdctl() argument
1882 brdctl |= value; in write_brdctl()
1902 uint8_t value; in read_brdctl() local
1915 value = ahc_inb(ahc, BRDCTL); in read_brdctl()
1917 return (value); in read_brdctl()
/third_party/ffmpeg/libavformat/
H A Drmdec.c366 av_log(s, AV_LOG_WARNING, "Unsupported Name value property version\n"); in ff_rm_read_mdpr_codecdata()
1180 unsigned tag, type, len, tlen, value; in ivr_read_header() local
1242 nb_streams = value = avio_rb32(pb); in ivr_read_header()
1244 value = avio_rb32(pb); in ivr_read_header()
1245 av_log(s, AV_LOG_DEBUG, "%s = %d\n", key, value); in ivr_read_header()
1300 value = avio_rb32(pb); in ivr_read_header()
1301 av_log(s, AV_LOG_DEBUG, "%s = %d\n", key, value); in ivr_read_header()
H A Dwtvdec.c388 static int filetime_to_iso8601(char *buf, int buf_size, int64_t value) in filetime_to_iso8601() argument
390 time_t t = (value / 10000000LL) - 11644473600LL; in filetime_to_iso8601()
404 static int crazytime_to_iso8601(char *buf, int buf_size, int64_t value) in crazytime_to_iso8601() argument
406 time_t t = (value / 10000000LL) - 719162LL*86400LL; in crazytime_to_iso8601()
420 static int oledate_to_iso8601(char *buf, int buf_size, int64_t value) in oledate_to_iso8601() argument
422 time_t t = (av_int2double(value) - 25569.0) * 86400; in oledate_to_iso8601()

Completed in 69 milliseconds

1...<<871872873874875876877878879880>>...1092