Home
last modified time | relevance | path

Searched refs:rate (Results 676 - 700 of 4278) sorted by relevance

1...<<21222324252627282930>>...172

/kernel/linux/linux-6.6/drivers/clk/mvebu/
H A Darmada-37xx-periph.c457 static long clk_pm_cpu_round_rate(struct clk_hw *hw, unsigned long rate, in clk_pm_cpu_round_rate() argument
462 unsigned int div = *parent_rate / rate; in clk_pm_cpu_round_rate()
509 unsigned int new_level, unsigned long rate, in clk_pm_cpu_set_rate_wa()
537 if (rate < 1000*1000*1000) in clk_pm_cpu_set_rate_wa()
541 * We are going to L0 with rate >= 1GHz. Check whether we have been at in clk_pm_cpu_set_rate_wa()
556 static int clk_pm_cpu_set_rate(struct clk_hw *hw, unsigned long rate, in clk_pm_cpu_set_rate() argument
561 unsigned int div = parent_rate / rate; in clk_pm_cpu_set_rate()
589 clk_pm_cpu_set_rate_wa(pm_cpu, load_level, rate, base); in clk_pm_cpu_set_rate()
593 return rate; in clk_pm_cpu_set_rate()
649 struct clk_double_div *rate; in armada_3700_add_composite_clk() local
508 clk_pm_cpu_set_rate_wa(struct clk_pm_cpu *pm_cpu, unsigned int new_level, unsigned long rate, struct regmap *base) clk_pm_cpu_set_rate_wa() argument
655 struct clk_divider *rate = to_clk_divider(rate_hw); armada_3700_add_composite_clk() local
[all...]
/third_party/pulseaudio/sonic/
H A Dsonic.c29 float rate; member
117 /* Get the rate of the stream. */
121 return stream->rate; in sonicGetRate()
124 /* Set the playback rate of the stream. This scales pitch and speed at the same time. */
127 float rate) in sonicSetRate()
129 stream->rate = rate; in sonicSetRate()
267 stream->rate = 1.0f; in sonicCreateStream()
275 /* Get the sample rate of the stream. */
282 /* Set the sample rate o
125 sonicSetRate( sonicStream stream, float rate) sonicSetRate() argument
552 float rate = stream->rate*stream->pitch; sonicFlushStream() local
900 adjustRate( sonicStream stream, float rate, int originalNumOutputSamples) adjustRate() argument
1052 float rate = stream->rate; processStreamInput() local
1124 sonicChangeFloatSpeed( float *samples, int numSamples, float speed, float pitch, float rate, float volume, int useChordPitch, int sampleRate, int numChannels) sonicChangeFloatSpeed() argument
1151 sonicChangeShortSpeed( short *samples, int numSamples, float speed, float pitch, float rate, float volume, int useChordPitch, int sampleRate, int numChannels) sonicChangeShortSpeed() argument
[all...]
/kernel/linux/linux-5.10/drivers/clk/
H A Dclk-fixed-factor.c18 * rate - rate is fixed. clk->rate = parent->rate / div * mult
26 unsigned long long int rate; in clk_factor_recalc_rate() local
28 rate = (unsigned long long int)parent_rate * fix->mult; in clk_factor_recalc_rate()
29 do_div(rate, fix->div); in clk_factor_recalc_rate()
30 return (unsigned long)rate; in clk_factor_recalc_rate()
33 static long clk_factor_round_rate(struct clk_hw *hw, unsigned long rate, in clk_factor_round_rate() argument
41 best_parent = (rate / fi in clk_factor_round_rate()
48 clk_factor_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate) clk_factor_set_rate() argument
[all...]
H A Dclk-conf.c88 u32 rate; in __set_clk_rates() local
90 of_property_for_each_u32(node, "assigned-clock-rates", prop, cur, rate) { in __set_clk_rates()
91 if (rate) { in __set_clk_rates()
115 rc = clk_set_rate(clk, rate); in __set_clk_rates()
117 pr_err("clk: couldn't set %s clk rate to %u (%d), current rate: %lu\n", in __set_clk_rates()
118 __clk_get_name(clk), rate, rc, in __set_clk_rates()
/kernel/linux/linux-5.10/drivers/clk/tegra/
H A Dclk-tegra20-emc.c100 static int emc_set_rate(struct clk_hw *hw, unsigned long rate, in emc_set_rate() argument
107 div = div_frac_get(rate, parent_rate, 8, 1, 0); in emc_set_rate()
133 unsigned long rate, in emc_set_rate_and_parent()
140 div = div_frac_get(rate, parent_rate, 8, 1, 0); in emc_set_rate_and_parent()
177 emc_rate = emc->round_cb(req->rate, req->min_rate, req->max_rate, in emc_determine_rate()
201 req->rate = emc_rate; in emc_determine_rate()
206 pr_err_once("can't find parent for rate %lu emc_rate %lu\n", in emc_determine_rate()
207 req->rate, emc_rate); in emc_determine_rate()
132 emc_set_rate_and_parent(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate, u8 index) emc_set_rate_and_parent() argument
/kernel/linux/linux-5.10/drivers/clk/ux500/
H A Dclk-sysctrl.c29 unsigned long rate; member
62 return clk->rate; in clk_sysctrl_recalc_rate()
124 unsigned long rate, in clk_reg_sysctrl()
159 clk->rate = rate; in clk_reg_sysctrl()
200 unsigned long rate, in clk_reg_sysctrl_gate_fixed_rate()
209 rate, enable_delay_us, flags, in clk_reg_sysctrl_gate_fixed_rate()
117 clk_reg_sysctrl(struct device *dev, const char *name, const char **parent_names, u8 num_parents, u16 *reg_sel, u8 *reg_mask, u8 *reg_bits, unsigned long rate, unsigned long enable_delay_us, unsigned long flags, const struct clk_ops *clk_sysctrl_ops) clk_reg_sysctrl() argument
194 clk_reg_sysctrl_gate_fixed_rate(struct device *dev, const char *name, const char *parent_name, u16 reg_sel, u8 reg_mask, u8 reg_bits, unsigned long rate, unsigned long enable_delay_us, unsigned long flags) clk_reg_sysctrl_gate_fixed_rate() argument
/kernel/linux/linux-5.10/drivers/clocksource/
H A Dtimer-efm32.c126 unsigned long rate; in efm32_clocksource_init() local
142 rate = clk_get_rate(clk); in efm32_clocksource_init()
157 DIV_ROUND_CLOSEST(rate, 1024), 200, 16, in efm32_clocksource_init()
184 unsigned long rate; in efm32_clockevent_init() local
201 rate = clk_get_rate(clk); in efm32_clockevent_init()
220 clock_event_ddata.periodic_top = DIV_ROUND_CLOSEST(rate, 1024 * HZ); in efm32_clockevent_init()
223 DIV_ROUND_CLOSEST(rate, 1024), in efm32_clockevent_init()
H A Dtimer-ti-dm-systimer.c50 unsigned long rate; member
328 unsigned long *rate) in dmtimer_systimer_init_clock()
358 *rate = r; in dmtimer_systimer_init_clock()
366 unsigned long rate; in dmtimer_systimer_setup() local
387 error = dmtimer_systimer_init_clock(t, np->parent, "fck", &rate); in dmtimer_systimer_setup()
391 t->rate = rate; in dmtimer_systimer_setup()
393 error = dmtimer_systimer_init_clock(t, np->parent, "ick", &rate); in dmtimer_systimer_setup()
479 udelay(3500000 / t->rate + 1); in dmtimer_clockevent_shutdown()
571 clkevt->period = 0xffffffff - DIV_ROUND_CLOSEST(t->rate, H in dmtimer_clkevt_init_common()
325 dmtimer_systimer_init_clock(struct dmtimer_systimer *t, struct device_node *np, const char *name, unsigned long *rate) dmtimer_systimer_init_clock() argument
[all...]
H A Dtimer-vf-pit.c56 static int __init pit_clocksource_init(unsigned long rate) in pit_clocksource_init() argument
63 sched_clock_register(pit_read_sched_clock, 32, rate); in pit_clocksource_init()
64 return clocksource_mmio_init(clksrc_base + PITCVAL, "vf-pit", rate, in pit_clocksource_init()
126 static int __init pit_clockevent_init(unsigned long rate, int irq) in pit_clockevent_init() argument
144 clockevents_config_and_register(&clockevent_pit, rate, 2, 0xffffffff); in pit_clockevent_init()
/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-pllv4.c88 static long clk_pllv4_round_rate(struct clk_hw *hw, unsigned long rate, in clk_pllv4_round_rate() argument
99 if (rate >= round_rate) { in clk_pllv4_round_rate()
106 pr_warn("%s: unable to round rate %lu, parent rate %lu\n", in clk_pllv4_round_rate()
107 clk_hw_get_name(hw), rate, parent_rate); in clk_pllv4_round_rate()
114 temp64 = (u64)(rate - round_rate); in clk_pllv4_round_rate()
148 static int clk_pllv4_set_rate(struct clk_hw *hw, unsigned long rate, in clk_pllv4_set_rate() argument
155 mult = rate / parent_rate; in clk_pllv4_set_rate()
163 temp64 = (u64)(rate - mult * parent_rate); in clk_pllv4_set_rate()
/kernel/linux/linux-5.10/include/linux/
H A Dsh_clk.h29 int (*set_rate)(struct clk *clk, unsigned long rate);
31 long (*round_rate)(struct clk *clk, unsigned long rate);
52 unsigned long rate; member
105 unsigned long rate);
109 unsigned long rate);
112 unsigned int div_max, unsigned long rate);
115 unsigned int mult_max, unsigned long rate);
/kernel/linux/linux-5.10/drivers/watchdog/
H A Dpic32-wdt.c75 unsigned long rate; in pic32_wdt_get_timeout_secs() local
78 rate = clk_get_rate(wdt->clk); in pic32_wdt_get_timeout_secs()
81 pic32_wdt_get_clk_id(wdt), rate); in pic32_wdt_get_timeout_secs()
84 rate >>= 5; in pic32_wdt_get_timeout_secs()
85 if (!rate) in pic32_wdt_get_timeout_secs()
93 period = terminal / rate; in pic32_wdt_get_timeout_secs()
96 rate, terminal, period); in pic32_wdt_get_timeout_secs()
/kernel/linux/linux-6.6/include/linux/
H A Dsh_clk.h29 int (*set_rate)(struct clk *clk, unsigned long rate);
31 long (*round_rate)(struct clk *clk, unsigned long rate);
52 unsigned long rate; member
105 unsigned long rate);
109 unsigned long rate);
112 unsigned int div_max, unsigned long rate);
115 unsigned int mult_max, unsigned long rate);
/kernel/linux/linux-6.6/drivers/clk/tegra/
H A Dclk-tegra20-emc.c101 static int emc_set_rate(struct clk_hw *hw, unsigned long rate, in emc_set_rate() argument
108 div = div_frac_get(rate, parent_rate, 8, 1, 0); in emc_set_rate()
134 unsigned long rate, in emc_set_rate_and_parent()
141 div = div_frac_get(rate, parent_rate, 8, 1, 0); in emc_set_rate_and_parent()
178 emc_rate = emc->round_cb(req->rate, req->min_rate, req->max_rate, in emc_determine_rate()
202 req->rate = emc_rate; in emc_determine_rate()
207 pr_err_once("can't find parent for rate %lu emc_rate %lu\n", in emc_determine_rate()
208 req->rate, emc_rate); in emc_determine_rate()
133 emc_set_rate_and_parent(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate, u8 index) emc_set_rate_and_parent() argument
/kernel/linux/linux-6.6/drivers/clk/ux500/
H A Dclk-sysctrl.c29 unsigned long rate; member
62 return clk->rate; in clk_sysctrl_recalc_rate()
125 unsigned long rate, in clk_reg_sysctrl()
160 clk->rate = rate; in clk_reg_sysctrl()
201 unsigned long rate, in clk_reg_sysctrl_gate_fixed_rate()
210 rate, enable_delay_us, flags, in clk_reg_sysctrl_gate_fixed_rate()
118 clk_reg_sysctrl(struct device *dev, const char *name, const char **parent_names, u8 num_parents, u16 *reg_sel, u8 *reg_mask, u8 *reg_bits, unsigned long rate, unsigned long enable_delay_us, unsigned long flags, const struct clk_ops *clk_sysctrl_ops) clk_reg_sysctrl() argument
195 clk_reg_sysctrl_gate_fixed_rate(struct device *dev, const char *name, const char *parent_name, u16 reg_sel, u8 reg_mask, u8 reg_bits, unsigned long rate, unsigned long enable_delay_us, unsigned long flags) clk_reg_sysctrl_gate_fixed_rate() argument
/kernel/linux/linux-6.6/sound/soc/mediatek/mt8186/
H A Dmt8186-misc-control.c147 int rate; in mt8186_sgen_rate_set() local
152 rate = ucontrol->value.integer.value[0]; in mt8186_sgen_rate_set()
154 dev_dbg(afe->dev, "%s(), rate %d\n", __func__, rate); in mt8186_sgen_rate_set()
156 if (rate == afe_priv->sgen_rate) in mt8186_sgen_rate_set()
161 mt8186_sgen_rate_idx[rate] << SINE_MODE_CH1_SFT); in mt8186_sgen_rate_set()
165 mt8186_sgen_rate_idx[rate] << SINE_MODE_CH2_SFT); in mt8186_sgen_rate_set()
167 afe_priv->sgen_rate = rate; in mt8186_sgen_rate_set()
/kernel/linux/linux-5.10/sound/soc/mediatek/mt8173/
H A Dmt8173-afe-pcm.c165 unsigned int rate; member
170 { .rate = 8000, .regvalue = 0 },
171 { .rate = 11025, .regvalue = 1 },
172 { .rate = 12000, .regvalue = 2 },
173 { .rate = 16000, .regvalue = 4 },
174 { .rate = 22050, .regvalue = 5 },
175 { .rate = 24000, .regvalue = 6 },
176 { .rate = 32000, .regvalue = 8 },
177 { .rate = 44100, .regvalue = 9 },
178 { .rate
196 mt8173_afe_set_i2s(struct mtk_base_afe *afe, unsigned int rate) mt8173_afe_set_i2s() argument
482 mt8173_memif_fs(struct snd_pcm_substream *substream, unsigned int rate) mt8173_memif_fs() argument
512 mt8173_irq_fs(struct snd_pcm_substream *substream, unsigned int rate) mt8173_irq_fs() argument
[all...]
/kernel/linux/linux-6.6/sound/soc/mediatek/mt8173/
H A Dmt8173-afe-pcm.c165 unsigned int rate; member
170 { .rate = 8000, .regvalue = 0 },
171 { .rate = 11025, .regvalue = 1 },
172 { .rate = 12000, .regvalue = 2 },
173 { .rate = 16000, .regvalue = 4 },
174 { .rate = 22050, .regvalue = 5 },
175 { .rate = 24000, .regvalue = 6 },
176 { .rate = 32000, .regvalue = 8 },
177 { .rate = 44100, .regvalue = 9 },
178 { .rate
196 mt8173_afe_set_i2s(struct mtk_base_afe *afe, unsigned int rate) mt8173_afe_set_i2s() argument
480 mt8173_memif_fs(struct snd_pcm_substream *substream, unsigned int rate) mt8173_memif_fs() argument
510 mt8173_irq_fs(struct snd_pcm_substream *substream, unsigned int rate) mt8173_irq_fs() argument
[all...]
/kernel/linux/linux-5.10/sound/soc/pxa/
H A Dpxa-ssp.c183 * @div: serial clock rate divider
528 int rate; member
535 { .rate = 8000, .pll = 32842000, .acds = SSACD_ACDS_32, .scdb = SSACD_SCDB_4X },
536 { .rate = 11025, .pll = 5622000, .acds = SSACD_ACDS_4, .scdb = SSACD_SCDB_4X },
537 { .rate = 16000, .pll = 32842000, .acds = SSACD_ACDS_16, .scdb = SSACD_SCDB_4X },
538 { .rate = 22050, .pll = 5622000, .acds = SSACD_ACDS_2, .scdb = SSACD_SCDB_4X },
539 { .rate = 44100, .pll = 11345000, .acds = SSACD_ACDS_2, .scdb = SSACD_SCDB_4X },
540 { .rate = 48000, .pll = 12235000, .acds = SSACD_ACDS_2, .scdb = SSACD_SCDB_4X },
541 { .rate = 96000, .pll = 12235000, .acds = SSACD_ACDS_4, .scdb = SSACD_SCDB_1X },
560 int rate in pxa_ssp_hw_params() local
[all...]
/kernel/linux/linux-5.10/net/mac80211/
H A Drc80211_minstrel.c55 #include "rate.h"
61 /* convert mac80211 rate index to local array index */
118 ratetbl->rate[offset].idx = r->rix; in minstrel_set_rate()
119 ratetbl->rate[offset].count = r->adjusted_retry_count; in minstrel_set_rate()
120 ratetbl->rate[offset].count_cts = r->retry_count_cts; in minstrel_set_rate()
121 ratetbl->rate[offset].count_rts = r->stats.retry_count_rtscts; in minstrel_set_rate()
147 /* Use lowest rate last */ in minstrel_update_rates()
148 ratetbl->rate[i].idx = mi->lowest_rix; in minstrel_update_rates()
149 ratetbl->rate[i].count = mp->max_retry; in minstrel_update_rates()
150 ratetbl->rate[ in minstrel_update_rates()
333 struct ieee80211_tx_rate *rate = &info->control.rates[0]; minstrel_get_rate() local
423 calc_rate_durations(enum nl80211_band band, struct minstrel_rate *d, struct ieee80211_rate *rate, struct cfg80211_chan_def *chandef) calc_rate_durations() argument
[all...]
/kernel/linux/linux-6.6/drivers/clocksource/
H A Dtimer-ti-dm-systimer.c50 unsigned long rate; member
326 unsigned long *rate) in dmtimer_systimer_init_clock()
356 *rate = r; in dmtimer_systimer_init_clock()
364 unsigned long rate; in dmtimer_systimer_setup() local
385 error = dmtimer_systimer_init_clock(t, np->parent, "fck", &rate); in dmtimer_systimer_setup()
389 t->rate = rate; in dmtimer_systimer_setup()
391 error = dmtimer_systimer_init_clock(t, np->parent, "ick", &rate); in dmtimer_systimer_setup()
477 udelay(3500000 / t->rate + 1); in dmtimer_clockevent_shutdown()
569 clkevt->period = 0xffffffff - DIV_ROUND_CLOSEST(t->rate, H in dmtimer_clkevt_init_common()
323 dmtimer_systimer_init_clock(struct dmtimer_systimer *t, struct device_node *np, const char *name, unsigned long *rate) dmtimer_systimer_init_clock() argument
[all...]
/kernel/linux/linux-6.6/sound/soc/pxa/
H A Dpxa-ssp.c165 * @div: serial clock rate divider
510 int rate; member
517 { .rate = 8000, .pll = 32842000, .acds = SSACD_ACDS_32, .scdb = SSACD_SCDB_4X },
518 { .rate = 11025, .pll = 5622000, .acds = SSACD_ACDS_4, .scdb = SSACD_SCDB_4X },
519 { .rate = 16000, .pll = 32842000, .acds = SSACD_ACDS_16, .scdb = SSACD_SCDB_4X },
520 { .rate = 22050, .pll = 5622000, .acds = SSACD_ACDS_2, .scdb = SSACD_SCDB_4X },
521 { .rate = 44100, .pll = 11345000, .acds = SSACD_ACDS_2, .scdb = SSACD_SCDB_4X },
522 { .rate = 48000, .pll = 12235000, .acds = SSACD_ACDS_2, .scdb = SSACD_SCDB_4X },
523 { .rate = 96000, .pll = 12235000, .acds = SSACD_ACDS_4, .scdb = SSACD_SCDB_1X },
542 int rate in pxa_ssp_hw_params() local
[all...]
/kernel/linux/linux-5.10/drivers/clk/loongson1/
H A Dclk-loongson1b.c22 u32 pll, rate; in ls1x_pll_recalc_rate() local
25 rate = 12 + (pll & GENMASK(5, 0)); in ls1x_pll_recalc_rate()
26 rate *= OSC; in ls1x_pll_recalc_rate()
27 rate >>= 1; in ls1x_pll_recalc_rate()
29 return rate; in ls1x_pll_recalc_rate()
/kernel/linux/linux-5.10/drivers/cpufreq/
H A Dloongson2_cpufreq.c68 unsigned long rate; in loongson2_cpufreq_cpu_init() local
71 rate = cpu_clock_freq / 1000; in loongson2_cpufreq_cpu_init()
72 if (!rate) in loongson2_cpufreq_cpu_init()
79 loongson2_clockmod_table[i].frequency = (rate * i) / 8; in loongson2_cpufreq_cpu_init()
81 ret = loongson2_cpu_set_rate(rate); in loongson2_cpufreq_cpu_init()
/kernel/linux/linux-5.10/arch/arm/mach-footbridge/
H A Ddc21285-timer.c110 unsigned rate = DIV_ROUND_CLOSEST(mem_fclk_21285, 16); in footbridge_timer_init() local
112 clocksource_register_hz(&cksrc_dc21285, rate); in footbridge_timer_init()
119 clockevents_config_and_register(ce, rate, 0x4, 0xffffff); in footbridge_timer_init()
129 unsigned rate = DIV_ROUND_CLOSEST(mem_fclk_21285, 16); in footbridge_sched_clock() local
135 sched_clock_register(footbridge_read_sched_clock, 24, rate); in footbridge_sched_clock()

Completed in 16 milliseconds

1...<<21222324252627282930>>...172