/third_party/node/deps/v8/src/codegen/s390/ |
H A D | assembler-s390.cc | 433 Condition Assembler::GetCondition(Instr instr) { in GetCondition() argument 434 switch (instr & kCondMask) { in GetCondition() 452 bool Assembler::Is32BitLoadIntoIP(SixByteInstr instr) { in Is32BitLoadIntoIP() argument 454 return ((instr >> 32) == 0xC0C9); in Is32BitLoadIntoIP() 475 SixByteInstr instr = instr_at(pos); in target_at() local 480 int16_t imm16 = SIGN_EXT_IMM16((instr & kImm16Mask)); in target_at() 487 static_cast<int32_t>(instr & (static_cast<uint64_t>(0xFFFFFFFF))); in target_at() 494 instr = instr >> 16; in target_at() 495 int16_t imm16 = SIGN_EXT_IMM16((instr in target_at() 508 SixByteInstr instr = instr_at(pos); target_at_put() local 733 IsNop(SixByteInstr instr, int type) IsNop() argument [all...] |
/third_party/mesa3d/src/intel/compiler/ |
H A D | brw_nir.c | 77 b->cursor = nir_before_instr(&intr->instr); in remap_tess_levels() 81 nir_instr_remove(&intr->instr); in remap_tess_levels() 113 nir_foreach_instr_safe(instr, block) { in remap_patch_urb_offsets() 114 if (instr->type != nir_instr_type_intrinsic) in remap_patch_urb_offsets() 117 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr); in remap_patch_urb_offsets() 138 b->cursor = nir_before_instr(&intrin->instr); in remap_patch_urb_offsets() 153 nir_instr_rewrite_src(&intrin->instr, offset, in remap_patch_urb_offsets() 206 nir_foreach_instr_safe(instr, block) { in brw_nir_lower_vs_inputs() 207 if (instr->type != nir_instr_type_intrinsic) in brw_nir_lower_vs_inputs() 210 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr); in brw_nir_lower_vs_inputs() 392 lower_barycentric_at_offset(nir_builder *b, nir_instr *instr, void *data) lower_barycentric_at_offset() argument 646 lower_bit_size_callback(const nir_instr *instr, UNUSED void *data) lower_bit_size_callback() argument 779 lower_xehp_tg4_offset_filter(const nir_instr *instr, UNUSED const void *data) lower_xehp_tg4_offset_filter() argument [all...] |
/third_party/node/deps/v8/src/compiler/backend/mips/ |
H A D | instruction-scheduler-mips.cc | 15 const Instruction* instr) const { in GetTargetInstructionFlags() 16 switch (instr->arch_opcode()) { in GetTargetInstructionFlags() 1385 int InstructionScheduler::GetInstructionLatency(const Instruction* instr) { in GetInstructionLatency() argument 1388 switch (instr->arch_opcode()) { in GetInstructionLatency() 1411 static_cast<SaveFPRegsMode>(MiscField::decode(instr->opcode())); in GetInstructionLatency() 1416 static_cast<SaveFPRegsMode>(MiscField::decode(instr->opcode())); in GetInstructionLatency() 1426 return AssembleArchBinarySearchSwitchLatency((instr->InputCount() - 2) / in GetInstructionLatency() 1471 return AdduLatency(instr->InputAt(1)->IsRegister()); in GetInstructionLatency() 1473 return AndLatency(instr->InputAt(1)->IsRegister()); in GetInstructionLatency() 1475 return OrLatency(instr in GetInstructionLatency() [all...] |
/third_party/mesa3d/src/compiler/nir/ |
H A D | nir_opt_barriers.c | 35 nir_foreach_instr_safe(instr, block) { in nir_opt_combine_memory_barriers_impl() 36 if (instr->type != nir_instr_type_intrinsic) { in nir_opt_combine_memory_barriers_impl() 41 nir_intrinsic_instr *current = nir_instr_as_intrinsic(instr); in nir_opt_combine_memory_barriers_impl() 49 nir_instr_remove(¤t->instr); in nir_opt_combine_memory_barriers_impl()
|
H A D | nir_lower_wpos_center.c | 54 b->cursor = nir_after_instr(&intr->instr); in update_fragcoord() 74 nir_foreach_instr(instr, block) { in lower_wpos_center_block() 75 if (instr->type == nir_instr_type_intrinsic) { in lower_wpos_center_block() 76 nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr); in lower_wpos_center_block()
|
H A D | nir_opt_offsets.c | 97 b->cursor = nir_before_instr(&alu->instr); in try_extract_const_addition() 130 b->cursor = nir_before_instr(&intrin->instr); in try_fold_load_store() 134 b->cursor = nir_before_instr(&intrin->instr); in try_fold_load_store() 141 nir_instr_rewrite_src(&intrin->instr, &intrin->src[offset_src_idx], nir_src_for_ssa(replace_src)); in try_fold_load_store() 170 b->cursor = nir_before_instr(&intrin->instr); in try_fold_shared2() 171 nir_instr_rewrite_src(&intrin->instr, off_src, nir_src_for_ssa(nir_imm_zero(b, 1, 32))); in try_fold_shared2() 180 process_instr(nir_builder *b, nir_instr *instr, void *s) in process_instr() argument 182 if (instr->type != nir_instr_type_intrinsic) in process_instr() 186 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr); in process_instr()
|
H A D | nir_lower_fp16_conv.c | 48 lower_fp16_casts_filter(const nir_instr *instr, const void *data) in lower_fp16_casts_filter() argument 50 if (instr->type == nir_instr_type_alu) { in lower_fp16_casts_filter() 51 nir_alu_instr *alu = nir_instr_as_alu(instr); in lower_fp16_casts_filter() 60 } else if (instr->type == nir_instr_type_intrinsic) { in lower_fp16_casts_filter() 61 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr); in lower_fp16_casts_filter() 192 lower_fp16_cast_impl(nir_builder *b, nir_instr *instr, void *data) in lower_fp16_cast_impl() argument 198 if (instr->type == nir_instr_type_alu) { in lower_fp16_cast_impl() 199 nir_alu_instr *alu = nir_instr_as_alu(instr); in lower_fp16_cast_impl() 213 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr); in lower_fp16_cast_impl()
|
H A D | nir_opt_dead_write_vars.c | 92 nir_instr_remove(&entry->intrin->instr); in update_unused_writes() 119 nir_foreach_instr_safe(instr, block) { in remove_dead_write_vars_local() 120 if (instr->type == nir_instr_type_call) { in remove_dead_write_vars_local() 130 if (instr->type != nir_instr_type_intrinsic) in remove_dead_write_vars_local() 133 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr); in remove_dead_write_vars_local() 228 nir_instr_remove(instr); in remove_dead_write_vars_local()
|
/third_party/mesa3d/src/panfrost/util/ |
H A D | pan_lower_sample_position.c | 37 nir_instr *instr, UNUSED void *data) in pan_lower_sample_pos_impl() 39 if (instr->type != nir_instr_type_intrinsic) in pan_lower_sample_pos_impl() 42 nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr); in pan_lower_sample_pos_impl() 46 b->cursor = nir_before_instr(instr); in pan_lower_sample_pos_impl() 36 pan_lower_sample_pos_impl(struct nir_builder *b, nir_instr *instr, UNUSED void *data) pan_lower_sample_pos_impl() argument
|
/third_party/node/deps/v8/src/codegen/ppc/ |
H A D | assembler-ppc-inl.h | 316 Instr instr = instr_at(pc); in IsConstantPoolLoadStart() local 317 uint32_t opcode = instr & kOpcodeMask; in IsConstantPoolLoadStart() 318 if (GetRA(instr) != kConstantPoolRegister) return false; in IsConstantPoolLoadStart() 335 Instr instr = instr_at(pc); in IsConstantPoolLoadEnd() local 336 uint32_t opcode = instr & kOpcodeMask; in IsConstantPoolLoadEnd() 339 if (GetRA(instr) != kConstantPoolRegister) { in IsConstantPoolLoadEnd() 340 instr = instr_at(pc - kInstrSize); in IsConstantPoolLoadEnd() 341 opcode = instr & kOpcodeMask; in IsConstantPoolLoadEnd() 342 if ((opcode != ADDIS) || GetRA(instr) != kConstantPoolRegister) { in IsConstantPoolLoadEnd() 401 Instr instr in PatchConstantPoolAccessInstruction() local [all...] |
H A D | assembler-ppc.cc | 303 Condition Assembler::GetCondition(Instr instr) { in GetCondition() argument 304 switch (instr & kCondMask) { in GetCondition() 314 bool Assembler::IsLis(Instr instr) { in IsLis() argument 315 return ((instr & kOpcodeMask) == ADDIS) && GetRA(instr) == r0; in IsLis() 318 bool Assembler::IsLi(Instr instr) { in IsLi() argument 319 return ((instr & kOpcodeMask) == ADDI) && GetRA(instr) == r0; in IsLi() 322 bool Assembler::IsAddic(Instr instr) { return (instr argument 324 IsOri(Instr instr) IsOri() argument 326 IsBranch(Instr instr) IsBranch() argument 328 GetRA(Instr instr) GetRA() argument 332 GetRB(Instr instr) GetRB() argument 360 IsCmpRegister(Instr instr) IsCmpRegister() argument 365 IsRlwinm(Instr instr) IsRlwinm() argument 369 IsAndi(Instr instr) IsAndi() argument 372 IsRldicl(Instr instr) IsRldicl() argument 378 IsCmpImmediate(Instr instr) IsCmpImmediate() argument 382 IsCrSet(Instr instr) IsCrSet() argument 387 GetCmpImmediateRegister(Instr instr) GetCmpImmediateRegister() argument 392 GetCmpImmediateRawImmediate(Instr instr) GetCmpImmediateRawImmediate() argument 420 Instr instr = instr_at(pos); target_at() local 451 Instr instr = instr_at(pos); target_at_put() local 537 Instr instr = instr_at(pos); max_reach_from() local 614 a_form(Instr instr, DoubleRegister frt, DoubleRegister fra, DoubleRegister frb, RCBit r) a_form() argument 619 d_form(Instr instr, Register rt, Register ra, const intptr_t val, bool signed_disp) d_form() argument 637 xo_form(Instr instr, Register rt, Register ra, Register rb, OEBit o, RCBit r) xo_form() argument 642 md_form(Instr instr, Register ra, Register rs, int shift, int maskbit, RCBit r) md_form() argument 653 mds_form(Instr instr, Register ra, Register rs, Register rb, int maskbit, RCBit r) mds_form() argument 2041 IsNop(Instr instr, int type) IsNop() argument [all...] |
/third_party/node/deps/v8/src/compiler/backend/ |
H A D | instruction.cc | 501 std::ostream& operator<<(std::ostream& os, const Instruction& instr) { 506 if (instr.parallel_moves()[i] != nullptr) { 507 os << *instr.parallel_moves()[i]; 513 if (instr.OutputCount() == 1) { 514 os << *instr.OutputAt(0) << " = "; 515 } else if (instr.OutputCount() > 1) { 516 os << "(" << *instr.OutputAt(0); 517 for (size_t i = 1; i < instr.OutputCount(); i++) { 518 os << ", " << *instr.OutputAt(i); 523 os << ArchOpcodeField::decode(instr [all...] |
/third_party/node/deps/v8/src/compiler/backend/arm/ |
H A D | code-generator-arm.cc | 33 ArmOperandConverter(CodeGenerator* gen, Instruction* instr) in ArmOperandConverter() argument 34 : InstructionOperandConverter(gen, instr) {} in ArmOperandConverter() 403 #define ASSEMBLE_ATOMIC64_LOGIC_BINOP(instr) \ 410 __ instr(i.TempRegister(1), r2, Operand(i.InputRegister(0))); \ 411 __ instr(i.TempRegister(2), r3, Operand(i.InputRegister(1))); \ 478 if (instr->InputAt(1)->IsImmediate()) { \ 498 if (instr->InputAt(1)->IsImmediate()) { \ 573 const Instruction* instr, Register low, in VerifyOutputOfAtomicPairInstr() 575 DCHECK_GE(instr->OutputCount() + instr in VerifyOutputOfAtomicPairInstr() 572 VerifyOutputOfAtomicPairInstr(ArmOperandConverter* converter, const Instruction* instr, Register low, Register high) VerifyOutputOfAtomicPairInstr() argument 594 AssembleTailCallBeforeGap(Instruction* instr, int first_unused_slot_offset) AssembleTailCallBeforeGap() argument 630 AssembleTailCallAfterGap(Instruction* instr, int first_unused_slot_offset) AssembleTailCallAfterGap() argument 665 AssembleArchInstruction( Instruction* instr) AssembleArchInstruction() argument [all...] |
/third_party/node/deps/v8/src/codegen/loong64/ |
H A D | assembler-loong64.h | 181 int BranchOffset(Instr instr); 765 static void instr_at_put(Address pc, Instr instr) { in instr_at_put() argument 766 *reinterpret_cast<Instr*>(pc) = instr; in instr_at_put() 771 void instr_at_put(int pos, Instr instr) { in instr_at_put() argument 772 *reinterpret_cast<Instr*>(buffer_start_ + pos) = instr; in instr_at_put() 776 static bool IsBranch(Instr instr); 777 static bool IsB(Instr instr); 778 static bool IsBz(Instr instr); 779 static bool IsNal(Instr instr); 781 static bool IsBeq(Instr instr); [all...] |
/third_party/mesa3d/src/compiler/spirv/tests/ |
H A D | helpers.h | 70 nir_foreach_instr(instr, block) { in find_intrinsic() 71 if (instr->type != nir_instr_type_intrinsic || in find_intrinsic() 72 nir_instr_as_intrinsic(instr)->intrinsic != op) in find_intrinsic() 75 return nir_instr_as_intrinsic(instr); in find_intrinsic()
|
/third_party/mesa3d/src/gallium/drivers/r600/sfn/ |
H A D | sfn_shader_gs.h | 17 bool do_scan_instruction(nir_instr *instr) override; 34 bool emit_load_per_vertex_input(nir_intrinsic_instr* instr); 39 bool store_output(nir_intrinsic_instr* instr) override; 40 bool emit_vertex(nir_intrinsic_instr* instr, bool cut);
|
/third_party/mesa3d/src/panfrost/midgard/ |
H A D | nir_fuse_io_16.c | 59 nir_foreach_instr_safe(instr, block) { in nir_fuse_io_16() 60 if (instr->type != nir_instr_type_intrinsic) continue; in nir_fuse_io_16() 62 nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr); in nir_fuse_io_16() 93 b.cursor = nir_after_instr(instr); in nir_fuse_io_16()
|
/third_party/skia/third_party/externals/spirv-tools/source/opt/ |
H A D | ccp_pass.h | 55 // Visits a single instruction |instr|. If the instruction is a conditional 58 SSAPropagator::PropStatus VisitInstruction(Instruction* instr, 66 // Visits an SSA assignment instruction |instr|. If the RHS of |instr| folds 67 // into a constant value C, then the LHS of |instr| is assigned the value C in 69 SSAPropagator::PropStatus VisitAssignment(Instruction* instr); 71 // Visits a branch instruction |instr|. If the branch is conditional 75 SSAPropagator::PropStatus VisitBranch(Instruction* instr, 83 // Marks |instr| as varying by registering a varying value for its result 85 SSAPropagator::PropStatus MarkInstructionVarying(Instruction* instr); [all...] |
/third_party/FreeBSD/lib/libc/gen/ |
H A D | fts.c | 308 int instr; in fts_read() local 320 instr = p->fts_instr; in fts_read() 324 if (instr == FTS_AGAIN) { in fts_read() 335 if (instr == FTS_FOLLOW && in fts_read() 352 if (instr == FTS_SKIP || in fts_read() 503 fts_set(FTS *sp, FTSENT *p, int instr) in fts_set() argument 505 if (instr != 0 && instr != FTS_AGAIN && instr != FTS_FOLLOW && in fts_set() 506 instr ! in fts_set() 515 fts_children(FTS *sp, int instr) fts_children() argument [all...] |
/third_party/mesa3d/src/freedreno/ir3/ |
H A D | ir3_nir_lower_io_offsets.c | 191 nir_instr_remove(&intrinsic->instr); in scalarize_load() 215 b->cursor = nir_before_instr(&intrinsic->instr); in lower_offset_for_ssbo() 242 nir_ssa_dest_init(&new_intrinsic->instr, &new_intrinsic->dest, in lower_offset_for_ssbo() 263 nir_builder_instr_insert(b, &new_intrinsic->instr); in lower_offset_for_ssbo() 268 nir_instr_rewrite_src(&new_intrinsic->instr, target_src, in lower_offset_for_ssbo() 279 nir_instr_remove(&intrinsic->instr); in lower_offset_for_ssbo() 295 nir_foreach_instr_safe (instr, block) { in lower_io_offsets_block() 296 if (instr->type != nir_instr_type_intrinsic) in lower_io_offsets_block() 299 nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr); in lower_io_offsets_block()
|
/third_party/mesa3d/src/intel/vulkan/ |
H A D | anv_nir_lower_multiview.c | 154 is_load_view_index(const nir_instr *instr, const void *data) in is_load_view_index() argument 156 return instr->type == nir_instr_type_intrinsic && in is_load_view_index() 157 nir_instr_as_intrinsic(instr)->intrinsic == nir_intrinsic_load_view_index; in is_load_view_index() 162 nir_instr *instr, void *data) in replace_load_view_index_with_zero() 164 assert(is_load_view_index(instr, data)); in replace_load_view_index_with_zero() 221 nir_foreach_instr_safe(instr, block) { in anv_nir_lower_multiview() 222 if (instr->type != nir_instr_type_intrinsic) in anv_nir_lower_multiview() 225 nir_intrinsic_instr *load = nir_instr_as_intrinsic(instr); in anv_nir_lower_multiview() 243 nir_instr_remove(&load->instr); in anv_nir_lower_multiview() 161 replace_load_view_index_with_zero(struct nir_builder *b, nir_instr *instr, void *data) replace_load_view_index_with_zero() argument
|
/third_party/mesa3d/src/mesa/state_tracker/ |
H A D | st_nir_lower_tex_src_plane.c | 109 nir_foreach_instr(instr, block) { in lower_tex_src_plane_block() 110 if (instr->type != nir_instr_type_tex) in lower_tex_src_plane_block() 113 nir_tex_instr *tex = nir_instr_as_tex(instr); in lower_tex_src_plane_block() 142 b->cursor = nir_before_instr(&tex->instr); in lower_tex_src_plane_block() 150 nir_instr_rewrite_src(&tex->instr, in lower_tex_src_plane_block() 153 nir_instr_rewrite_src(&tex->instr, in lower_tex_src_plane_block()
|
/third_party/mesa3d/src/gallium/drivers/etnaviv/tests/ |
H A D | lower_ubo_tests.cpp | 76 nir_foreach_instr(instr, block) { in intrinsic() 77 if (instr->type != nir_instr_type_intrinsic) in intrinsic() 80 nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr); in intrinsic() 94 nir_foreach_instr(instr, block) { in count_intrinsic() 95 if (instr->type != nir_instr_type_intrinsic) in count_intrinsic() 98 nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr); in count_intrinsic()
|
/third_party/node/deps/v8/src/compiler/backend/riscv64/ |
H A D | code-generator-riscv64.cc | 36 RiscvOperandConverter(CodeGenerator* gen, Instruction* instr) in RiscvOperandConverter() argument 37 : InstructionOperandConverter(gen, instr) {} in RiscvOperandConverter() 152 static inline bool HasRegisterInput(Instruction* instr, size_t index) { in HasRegisterInput() argument 153 return instr->InputAt(index)->IsRegister(); in HasRegisterInput() 486 #define ASSEMBLE_RVV_BINOP_INTEGER(instr, OP) \ 487 case kRiscvI8x16##instr: { \ 493 case kRiscvI16x8##instr: { \ 499 case kRiscvI32x4##instr: { \ 506 #define ASSEMBLE_RVV_UNOP_INTEGER_VR(instr, OP) \ 507 case kRiscvI8x16##instr 563 AssembleArchSelect(Instruction* instr, FlagsCondition condition) AssembleArchSelect() argument 588 AssembleTailCallBeforeGap(Instruction* instr, int first_unused_slot_offset) AssembleTailCallBeforeGap() argument 594 AssembleTailCallAfterGap(Instruction* instr, int first_unused_slot_offset) AssembleTailCallAfterGap() argument 628 AssembleArchInstruction( Instruction* instr) AssembleArchInstruction() argument 3450 AssembleBranchToLabels(CodeGenerator* gen, TurboAssembler* tasm, Instruction* instr, FlagsCondition condition, Label* tlabel, Label* flabel, bool fallthru) AssembleBranchToLabels() argument 3539 AssembleArchBranch(Instruction* instr, BranchInfo* branch) AssembleArchBranch() argument 3549 AssembleArchDeoptBranch(Instruction* instr, BranchInfo* branch) AssembleArchDeoptBranch() argument 3559 AssembleArchTrap(Instruction* instr, FlagsCondition condition) AssembleArchTrap() argument 3563 OutOfLineTrap(CodeGenerator* gen, Instruction* instr) AssembleArchTrap() argument 3611 AssembleArchBoolean(Instruction* instr, FlagsCondition condition) AssembleArchBoolean() argument 3827 AssembleArchBinarySearchSwitch(Instruction* instr) AssembleArchBinarySearchSwitch() argument 3838 AssembleArchTableSwitch(Instruction* instr) AssembleArchTableSwitch() argument [all...] |
/third_party/mesa3d/src/amd/common/ |
H A D | ac_nir_lower_global_access.c | 71 process_instr(nir_builder *b, nir_instr *instr, void *_) in process_instr() argument 73 if (instr->type != nir_instr_type_intrinsic) in process_instr() 76 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr); in process_instr() 143 b->cursor = nir_before_instr(&intrin->instr); in process_instr() 155 nir_ssa_dest_init(&new_intrin->instr, &new_intrin->dest, intrin->dest.ssa.num_components, in process_instr() 174 nir_builder_instr_insert(b, &new_intrin->instr); in process_instr() 177 nir_instr_remove(&intrin->instr); in process_instr()
|