/kernel/linux/linux-5.10/drivers/gpu/drm/mxsfb/ |
H A D | mxsfb_drv.c | 173 mxsfb->base = devm_ioremap_resource(drm->dev, res); in mxsfb_load() 174 if (IS_ERR(mxsfb->base)) in mxsfb_load() 175 return PTR_ERR(mxsfb->base); in mxsfb_load() 273 writel(CTRL1_CUR_FRAME_DONE_IRQ_EN, mxsfb->base + LCDC_CTRL1 + REG_CLR); in mxsfb_irq_disable() 274 writel(CTRL1_CUR_FRAME_DONE_IRQ, mxsfb->base + LCDC_CTRL1 + REG_CLR); in mxsfb_irq_disable() 285 reg = readl(mxsfb->base + LCDC_CTRL1); in mxsfb_irq_handler() 290 writel(CTRL1_CUR_FRAME_DONE_IRQ, mxsfb->base + LCDC_CTRL1 + REG_CLR); in mxsfb_irq_handler()
|
/kernel/linux/linux-5.10/drivers/pwm/ |
H A D | pwm-berlin.c | 51 void __iomem *base; member 62 return readl_relaxed(chip->base + channel * 0x10 + offset); in berlin_pwm_readl() 69 writel_relaxed(value, chip->base + channel * 0x10 + offset); in berlin_pwm_writel() 197 pwm->base = devm_ioremap_resource(&pdev->dev, res); in berlin_pwm_probe() 198 if (IS_ERR(pwm->base)) in berlin_pwm_probe() 199 return PTR_ERR(pwm->base); in berlin_pwm_probe() 211 pwm->chip.base = -1; in berlin_pwm_probe()
|
H A D | pwm-sprd.c | 35 void __iomem *base; member 57 return readl_relaxed(spc->base + offset); in sprd_pwm_read() 65 writel_relaxed(val, spc->base + offset); in sprd_pwm_write() 256 spc->base = devm_platform_ioremap_resource(pdev, 0); in sprd_pwm_probe() 257 if (IS_ERR(spc->base)) in sprd_pwm_probe() 258 return PTR_ERR(spc->base); in sprd_pwm_probe() 269 spc->chip.base = -1; in sprd_pwm_probe()
|
H A D | pwm-zx.c | 33 void __iomem *base; member 44 return readl(zpc->base + (hwpwm + 1) * 0x10 + offset); in zx_pwm_readl() 50 writel(value, zpc->base + (hwpwm + 1) * 0x10 + offset); in zx_pwm_writel() 208 zpc->base = devm_ioremap_resource(&pdev->dev, res); in zx_pwm_probe() 209 if (IS_ERR(zpc->base)) in zx_pwm_probe() 210 return PTR_ERR(zpc->base); in zx_pwm_probe() 226 zpc->chip.base = -1; in zx_pwm_probe()
|
/kernel/linux/linux-5.10/drivers/media/rc/ |
H A D | st_rc.c | 22 void __iomem *base; /* Register base address */ member 23 void __iomem *rx_base;/* RX Register base address */ 176 writel(rx_sampling_freq_div, dev->base + IRB_SAMPLE_RATE_COMM); in st_rc_hardware_init() 271 rc_dev->base = devm_ioremap_resource(dev, res); in st_rc_probe() 272 if (IS_ERR(rc_dev->base)) { in st_rc_probe() 273 ret = PTR_ERR(rc_dev->base); in st_rc_probe() 278 rc_dev->rx_base = rc_dev->base + 0x40; in st_rc_probe() 280 rc_dev->rx_base = rc_dev->base; in st_rc_probe()
|
/kernel/linux/linux-5.10/drivers/parport/ |
H A D | parport_gsc.c | 230 struct parport *parport_gsc_probe_port(unsigned long base, in parport_gsc_probe_port() argument 241 printk(KERN_DEBUG "parport (0x%lx): no memory!\n", base); in parport_gsc_probe_port() 248 base); in parport_gsc_probe_port() 256 p->base = base; in parport_gsc_probe_port() 272 if (!(p = parport_register_port(base, PARPORT_IRQ_NONE, in parport_gsc_probe_port() 285 pr_info("%s: PC-style at 0x%lx", p->name, p->base); in parport_gsc_probe_port()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/v3d/ |
H A D | v3d_drv.h | 140 struct drm_gem_shmem_object base; member 157 struct dma_fence base; member 183 struct drm_sched_job base; member 213 struct v3d_job base; member 228 struct v3d_job base; member 242 struct v3d_job base; member 248 struct v3d_job base; member
|
/kernel/linux/linux-5.10/drivers/gpu/drm/vc4/ |
H A D | vc4_dpi.c | 103 struct vc4_encoder base; member 110 return container_of(encoder, struct vc4_dpi_encoder, base.base); in to_vc4_dpi_encoder() 282 vc4_dpi_encoder->base.type = VC4_ENCODER_TYPE_DPI; in vc4_dpi_bind() 284 dpi->encoder = &vc4_dpi_encoder->base.base; in vc4_dpi_bind() 290 dpi->regset.base = dpi->regs; in vc4_dpi_bind()
|
/kernel/linux/linux-5.10/include/linux/ |
H A D | hrtimer.h | 85 * timer->base->cpu_base->running == timer 90 * and reacquiring the base lock of the hrtimer, another CPU can deliver the 112 * @base: pointer to the timer base (per cpu and per clock) 125 struct hrtimer_clock_base *base; member 151 * struct hrtimer_clock_base - the timer base for a specific clock 152 * @cpu_base: per cpu clock base 154 * timer to a base on another cpu. 160 * @offset: offset of this clock to the monotonic base 187 * @lock: lock protecting the base an [all...] |
/kernel/linux/linux-6.6/drivers/mtd/nand/raw/ |
H A D | nand_onfi.c | 37 struct nand_device *base = &chip->base; in nand_flash_detect_ext_param_page() local 101 nanddev_set_ecc_requirements(base, &requirements); in nand_flash_detect_ext_param_page() 146 struct nand_device *base = &chip->base; in nand_onfi_detect() local 157 memorg = nanddev_get_memorg(&chip->base); in nand_onfi_detect() 277 nanddev_set_ecc_requirements(base, &requirements); in nand_onfi_detect()
|
/kernel/linux/linux-6.6/drivers/media/rc/ |
H A D | st_rc.c | 22 void __iomem *base; /* Register base address */ member 23 void __iomem *rx_base;/* RX Register base address */ 182 writel(rx_sampling_freq_div, dev->base + IRB_SAMPLE_RATE_COMM); in st_rc_hardware_init() 275 rc_dev->base = devm_platform_ioremap_resource(pdev, 0); in st_rc_probe() 276 if (IS_ERR(rc_dev->base)) { in st_rc_probe() 277 ret = PTR_ERR(rc_dev->base); in st_rc_probe() 282 rc_dev->rx_base = rc_dev->base + 0x40; in st_rc_probe() 284 rc_dev->rx_base = rc_dev->base; in st_rc_probe()
|
/kernel/linux/linux-6.6/drivers/watchdog/ |
H A D | keembay_wdt.c | 56 void __iomem *base; member 61 return readl(wdt->base + offset); in keembay_wdt_readl() 66 writel(WDT_UNLOCK, wdt->base + TIM_SAFE); in keembay_wdt_writel() 67 writel(val, wdt->base + offset); in keembay_wdt_writel() 198 wdt->base = devm_platform_ioremap_resource(pdev, 0); in keembay_wdt_probe() 199 if (IS_ERR(wdt->base)) in keembay_wdt_probe() 200 return PTR_ERR(wdt->base); in keembay_wdt_probe()
|
/kernel/linux/linux-6.6/include/linux/ |
H A D | hrtimer.h | 84 * timer->base->cpu_base->running == timer 89 * and reacquiring the base lock of the hrtimer, another CPU can deliver the 109 * @base: pointer to the timer base (per cpu and per clock) 122 struct hrtimer_clock_base *base; member 148 * struct hrtimer_clock_base - the timer base for a specific clock 149 * @cpu_base: per cpu clock base 151 * timer to a base on another cpu. 157 * @offset: offset of this clock to the monotonic base 184 * @lock: lock protecting the base an [all...] |
/kernel/linux/linux-6.6/drivers/soc/qcom/ |
H A D | rmtfs_mem.c | 28 void *base; member 93 if (copy_to_user(buf, rmtfs_mem->base + *f_pos, count)) in qcom_rmtfs_mem_read() 112 if (copy_from_user(rmtfs_mem->base + *f_pos, buf, count)) in qcom_rmtfs_mem_write() 199 rmtfs_mem->addr = rmem->base; in qcom_rmtfs_mem_probe() 208 rmtfs_mem->base = devm_memremap(&rmtfs_mem->dev, rmtfs_mem->addr, in qcom_rmtfs_mem_probe() 210 if (IS_ERR(rmtfs_mem->base)) { in qcom_rmtfs_mem_probe() 212 ret = PTR_ERR(rmtfs_mem->base); in qcom_rmtfs_mem_probe()
|
/kernel/linux/linux-6.6/drivers/spi/ |
H A D | spi-ath79.c | 44 void __iomem *base; member 51 return ioread32(sp->base + reg); in ath79_spi_rr() 56 iowrite32(val, sp->base + reg); in ath79_spi_wr() 93 /* clear clk and mosi in the base state */ in ath79_spi_enable() 154 memcpy_fromio(op->data.buf.in, sp->base + op->addr.val, op->data.nbytes); in ath79_exec_mem_op() 197 sp->base = devm_platform_ioremap_resource(pdev, 0); in ath79_spi_probe() 198 if (IS_ERR(sp->base)) { in ath79_spi_probe() 199 ret = PTR_ERR(sp->base); in ath79_spi_probe()
|
/kernel/linux/linux-6.6/drivers/pmdomain/bcm/ |
H A D | bcm63xx-power.c | 25 void __iomem *base; member 47 *is_on = !(__raw_readl(power->base) & pmd->mask); in bcm63xx_power_get_state() 62 val = __raw_readl(power->base); in bcm63xx_power_set_state() 67 __raw_writel(val, power->base); in bcm63xx_power_set_state() 103 power->base = devm_platform_ioremap_resource(pdev, 0); in bcm63xx_power_probe() 104 if (IS_ERR(power->base)) in bcm63xx_power_probe() 105 return PTR_ERR(power->base); in bcm63xx_power_probe()
|
/kernel/linux/linux-6.6/drivers/powercap/ |
H A D | intel_rapl_tpmi.c | 52 void __iomem *base; member 148 u64 tpmi_domain_header = readq(trp->base + offset); in parse_one_domain() 184 tpmi_domain_info = readq(trp->base + offset + TPMI_RAPL_REG_DOMAIN_INFO); in parse_one_domain() 235 trp->priv.regs[domain_type][reg_id].mmio = trp->base + offset + reg_index * 8; in parse_one_domain() 271 trp->base = devm_ioremap_resource(&auxdev->dev, res); in intel_rapl_tpmi_probe() 272 if (IS_ERR(trp->base)) { in intel_rapl_tpmi_probe() 273 ret = PTR_ERR(trp->base); in intel_rapl_tpmi_probe()
|
/kernel/linux/linux-6.6/drivers/usb/typec/ucsi/ |
H A D | ucsi_acpi.c | 23 void *base; member 58 memcpy(val, ua->base + offset, val_len); in ucsi_acpi_read() 68 memcpy(ua->base + offset, val, val_len); in ucsi_acpi_async_write() 120 memcpy(val, ua->base + offset, val_len); in ucsi_zenbook_read() 245 ua->base = devm_memremap(&pdev->dev, res->start, resource_size(res), MEMREMAP_WB); in ucsi_acpi_probe() 246 if (IS_ERR(ua->base)) in ucsi_acpi_probe() 247 return PTR_ERR(ua->base); in ucsi_acpi_probe()
|
/kernel/linux/linux-6.6/drivers/fpga/ |
H A D | dfl-pci.c | 230 void __iomem *base; in find_dfls_by_default() local 235 base = cci_pci_ioremap_bar0(pcidev); in find_dfls_by_default() 236 if (!base) in find_dfls_by_default() 244 if (dfl_feature_is_fme(base)) { in find_dfls_by_default() 254 v = readq(base + FME_HDR_CAP); in find_dfls_by_default() 260 v = readq(base + FME_HDR_PORT_OFST(i)); in find_dfls_by_default() 286 } else if (dfl_feature_is_port(base)) { in find_dfls_by_default()
|
/kernel/linux/linux-6.6/drivers/gpio/ |
H A D | gpio-104-dio-48e.c | 30 static unsigned int base[MAX_NUM_DIO48E]; variable 32 module_param_hw_array(base, uint, ioport, &num_dio48e, 0); 33 MODULE_PARM_DESC(base, "ACCES 104-DIO-48E base addresses"); 235 if (!devm_request_region(dev, base[id], DIO48E_EXTENT, name)) { in dio48e_probe() 237 base[id], base[id] + DIO48E_EXTENT); in dio48e_probe() 245 regs = devm_ioport_map(dev, base[id], DIO48E_EXTENT); in dio48e_probe()
|
H A D | gpio-ws16c48.c | 23 static unsigned int base[MAX_NUM_WS16C48]; variable 25 module_param_hw_array(base, uint, ioport, &num_ws16c48, 0); 26 MODULE_PARM_DESC(base, "WinSystems WS16C48 base addresses"); 259 if (!devm_request_region(dev, base[id], WS16C48_EXTENT, name)) { in ws16c48_probe() 261 base[id], base[id] + WS16C48_EXTENT); in ws16c48_probe() 265 regs = devm_ioport_map(dev, base[id], WS16C48_EXTENT); in ws16c48_probe()
|
/kernel/linux/linux-6.6/drivers/clk/qcom/ |
H A D | clk-spmi-pmic-div.c | 26 u16 base; member 55 regmap_read(clkdiv->regmap, clkdiv->base + REG_EN_CTL, &val); in is_spmi_pmic_clkdiv_enabled() 68 ret = regmap_update_bits(clkdiv->regmap, clkdiv->base + REG_EN_CTL, in __spmi_pmic_clkdiv_set_enable_state() 85 regmap_read(clkdiv->regmap, clkdiv->base + REG_DIV_CTL1, &div_factor); in spmi_pmic_clkdiv_set_enable_state() 132 regmap_read(clkdiv->regmap, clkdiv->base + REG_DIV_CTL1, &div_factor); in clk_spmi_pmic_div_recalc_rate() 155 ret = regmap_update_bits(clkdiv->regmap, clkdiv->base + REG_DIV_CTL1, in clk_spmi_pmic_div_set_rate() 258 clkdiv[i].base = start + i * 0x100; in spmi_pmic_clkdiv_probe()
|
/kernel/linux/linux-6.6/drivers/clk/mediatek/ |
H A D | clk-mt8173-apmixedsys.c | 145 void __iomem *base; in clk_mt8173_apmixed_probe() local 149 base = of_iomap(node, 0); in clk_mt8173_apmixed_probe() 150 if (!base) in clk_mt8173_apmixed_probe() 155 iounmap(base); in clk_mt8173_apmixed_probe() 165 hw = mtk_clk_register_ref2usb_tx("ref2usb_tx", "clk26m", base + REGOFF_REF2USB); in clk_mt8173_apmixed_probe() 174 base + REGOFF_HDMI_REF, 16, 3, in clk_mt8173_apmixed_probe() 191 iounmap(base); in clk_mt8173_apmixed_probe()
|
/kernel/linux/linux-6.6/drivers/clk/mmp/ |
H A D | clk-of-pxa1928.c | 187 int i, base, nr_resets; in pxa1928_clk_reset_init() local 194 base = 0; in pxa1928_clk_reset_init() 196 cells[base + i].clk_id = apbc_gate_clks[i].id; in pxa1928_clk_reset_init() 197 cells[base + i].reg = in pxa1928_clk_reset_init() 199 cells[base + i].flags = 0; in pxa1928_clk_reset_init() 200 cells[base + i].lock = apbc_gate_clks[i].lock; in pxa1928_clk_reset_init() 201 cells[base + i].bits = 0x4; in pxa1928_clk_reset_init()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/amdgpu_dm/ |
H A D | amdgpu_dm_color.c | 398 struct amdgpu_device *adev = drm_to_adev(crtc->base.state->dev); in amdgpu_dm_update_crtc_color_mgmt() 407 r = amdgpu_dm_verify_lut_sizes(&crtc->base); in amdgpu_dm_update_crtc_color_mgmt() 411 degamma_lut = __extract_blob_lut(crtc->base.degamma_lut, °amma_size); in amdgpu_dm_update_crtc_color_mgmt() 412 regamma_lut = __extract_blob_lut(crtc->base.gamma_lut, ®amma_size); in amdgpu_dm_update_crtc_color_mgmt() 429 * Legacy regamma forces us to use the sRGB RGM as a base. in amdgpu_dm_update_crtc_color_mgmt() 431 * to use sRGB as a base as well, resulting in incorrect CRTC in amdgpu_dm_update_crtc_color_mgmt() 473 if (crtc->base.ctm) { in amdgpu_dm_update_crtc_color_mgmt() 474 ctm = (struct drm_color_ctm *)crtc->base.ctm->data; in amdgpu_dm_update_crtc_color_mgmt() 518 /* Get the correct base transfer function for implicit degamma. */ in amdgpu_dm_update_plane_color_mgmt() 530 degamma_lut = __extract_blob_lut(crtc->base in amdgpu_dm_update_plane_color_mgmt() [all...] |