Home
last modified time | relevance | path

Searched refs:access (Results 1151 - 1175 of 2296) sorted by relevance

1...<<41424344454647484950>>...92

/kernel/linux/linux-5.10/sound/pci/lola/
H A Dlola_mixer.c572 .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
719 .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
806 .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
/kernel/linux/linux-5.10/sound/pci/au88x0/
H A Dau88x0_eq.c4 * Aureal Vortex Hardware EQ control/access.
690 eq->this28 = 0x1; /* if 1 => Allow read access to this130 (gains) */ in vortex_Eqlzr_init()
691 eq->this54 = 0x0; /* if 1 => Dont Allow access to hardware (gains) */ in vortex_Eqlzr_init()
752 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE,
810 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE,
849 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
/kernel/linux/linux-5.10/sound/soc/img/
H A Dimg-spdif-in.c573 .access = SNDRV_CTL_ELEM_ACCESS_READ,
580 .access = SNDRV_CTL_ELEM_ACCESS_READ |
595 .access = SNDRV_CTL_ELEM_ACCESS_READ |
/kernel/linux/linux-5.10/sound/usb/
H A Dmixer_scarlett.c37 * this mixer gives complete access to all features of the device:
490 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE |
502 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE |
530 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
/kernel/linux/linux-5.10/fs/kernfs/
H A Dfile.c387 if (of->vm_ops->access) in kernfs_vma_access()
388 ret = of->vm_ops->access(vma, addr, buf, len, write); in kernfs_vma_access()
443 .access = kernfs_vma_access,
679 * Always instantiate seq_file even if read access doesn't use in kernfs_fop_open()
680 * seq_file or is not requested. This unifies private data access in kernfs_fop_open()
703 /* nobody has access to @of yet, skip @of->mutex */ in kernfs_fop_open()
/kernel/linux/linux-6.6/fs/kernfs/
H A Dfile.c425 if (of->vm_ops->access) in kernfs_vma_access()
426 ret = of->vm_ops->access(vma, addr, buf, len, write); in kernfs_vma_access()
481 .access = kernfs_vma_access,
721 * Always instantiate seq_file even if read access doesn't use in kernfs_fop_open()
722 * seq_file or is not requested. This unifies private data access in kernfs_fop_open()
745 /* nobody has access to @of yet, skip @of->mutex */ in kernfs_fop_open()
/kernel/linux/linux-6.6/drivers/soc/tegra/cbb/
H A Dtegra234-cbb.c121 u64 access; member
165 * has write access to the fabric's error notifier registers in tegra234_cbb_write_access_allowed()
366 * For SOC with multiple NUMA nodes, print cross socket access in print_errlog_err()
399 tegra_cbb_print_err(file, "\t Address\t\t: %#llx\n", cbb->access); in print_errlog_err()
482 cbb->access = (u64)hi << 32 | lo; in print_errmonX_info()
679 .desc = "Attempt to access an address hole"
682 .desc = "Attempt to access a region which is firewall protected"
688 .desc = "Attempt to access a portion of fabric that is powered down"
691 .desc = "Attempt to access a slave through an unsupported access"
[all...]
/kernel/linux/linux-6.6/sound/pci/lola/
H A Dlola_mixer.c574 .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
721 .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
808 .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
/kernel/linux/linux-6.6/sound/pci/au88x0/
H A Dau88x0_eq.c4 * Aureal Vortex Hardware EQ control/access.
690 eq->this28 = 0x1; /* if 1 => Allow read access to this130 (gains) */ in vortex_Eqlzr_init()
691 eq->this54 = 0x0; /* if 1 => Dont Allow access to hardware (gains) */ in vortex_Eqlzr_init()
752 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE,
810 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE,
849 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
/kernel/linux/linux-6.6/sound/usb/
H A Dmixer_scarlett.c37 * this mixer gives complete access to all features of the device:
490 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE |
502 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE |
530 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
/kernel/linux/linux-6.6/sound/soc/img/
H A Dimg-spdif-in.c573 .access = SNDRV_CTL_ELEM_ACCESS_READ,
580 .access = SNDRV_CTL_ELEM_ACCESS_READ |
595 .access = SNDRV_CTL_ELEM_ACCESS_READ |
/third_party/node/lib/internal/fs/
H A Dpromises.js553 async function access(path, mode = F_OK) {
556 mode = getValidMode(mode, 'access');
557 return binding.access(pathModule.toNamespacedPath(path), mode,
1033 access,
/third_party/mesa3d/src/gallium/drivers/freedreno/
H A Dfreedreno_state.c207 (buf->access == images[i].access) &&
218 if ((buf->access & PIPE_IMAGE_ACCESS_WRITE) &&
409 /* Robust buffer access: Return undefined data (the start of the buffer)
/third_party/mesa3d/src/gallium/drivers/iris/
H A Diris_batch.c448 bool writable, enum iris_domain access) in iris_use_pinned_bo()
462 if (access < NUM_IRIS_DOMAINS) { in iris_use_pinned_bo()
464 iris_bo_bump_seqno(bo, batch->next_seqno, access); in iris_use_pinned_bo()
446 iris_use_pinned_bo(struct iris_batch *batch, struct iris_bo *bo, bool writable, enum iris_domain access) iris_use_pinned_bo() argument
/third_party/skia/src/gpu/
H A DGrGpu.cpp685 SkSurface::BackendSurfaceAccess access, in executeFlushInfo()
728 SkASSERT(!newState || access == SkSurface::BackendSurfaceAccess::kNoAccess); in executeFlushInfo()
729 this->prepareSurfacesForBackendAccessAndStateUpdates(proxies, access, newState); in executeFlushInfo()
684 executeFlushInfo(SkSpan<GrSurfaceProxy*> proxies, SkSurface::BackendSurfaceAccess access, const GrFlushInfo& info, const GrBackendSurfaceMutableState* newState) executeFlushInfo() argument
/third_party/skia/third_party/externals/sfntly/java/lib/
H A Djcommander-1.27.jarMETA-INF/ META-INF/MANIFEST.MF com/ com/beust/ com/beust/jcommander/ com/beust/jcommander/converters/ ...
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/
H A DFileSystem.h207 /// The file access time as reported from the underlying file system.
462 std::error_code access(const Twine &Path, AccessMode Mode);
469 return !access(Path, AccessMode::Exist); in exists()
483 return !access(Path, AccessMode::Write); in can_write()
705 /// Set the file modification and access time.
713 /// Simpler version that sets both file modification and access time to the same
781 /// Force files Atime to be updated on access. Only makes a difference on windows.
935 /// @brief Opens a file with the specified creation disposition, access mode,
948 /// @param Mode The access permissions of the file, represented in octal.
955 /// @brief Opens a file with the specified creation disposition, access mod
[all...]
/third_party/python/Lib/test/
H A Dtest_launcher.py122 with winreg.OpenKey(root, key, access=ACCESS) as hkey:
135 winreg.CloseKey(winreg.OpenKey(root, key, access=winreg.KEY_READ | flag))
298 with winreg.OpenKey(winreg.HKEY_CURRENT_USER, rf"Software\Python", access=winreg.KEY_WRITE | winreg.KEY_ENUMERATE_SUB_KEYS) as key:
/third_party/python/Modules/_io/
H A Dwinconsoleio.c337 DWORD access = GENERIC_READ; in _io__WindowsConsoleIO___init___impl() local
347 access = GENERIC_WRITE; in _io__WindowsConsoleIO___init___impl()
351 on the specific access. This is required for modern names in _io__WindowsConsoleIO___init___impl()
357 handle = CreateFileW(name, access, in _io__WindowsConsoleIO___init___impl()
/kernel/linux/linux-5.10/arch/arm64/kvm/
H A Dsys_regs.c44 * that has to do with init and userspace access has to go via the
288 * In a system where GICD_CTLR.DS=1, a ICC_SGI0R_EL1 access generates in access_gic_sgi()
1072 * If we land here on a PtrAuth access, that is because we didn't
1073 * fixup the access on exit by allowing the PtrAuth sysregs. The only
1173 /* cpufeature ID register access trap handlers */
1382 .access = access_id_reg, \
1395 .access = access_raz_id_reg, \
1407 .access = access_raz_id_reg, \
1503 { SYS_DESC(SYS_ID_AA64PFR0_EL1), .access = access_id_reg,
1967 { Op1( 0), CRm( 1), .access
[all...]
/third_party/vk-gl-cts/external/vulkancts/modules/vulkan/pipeline/
H A DvktPipelineBlendTests.cpp1499 tcu::PixelBufferAccess access = refRenderer.getAccess(); in verifyImage() local
1506 tcu::Vec4 discardColor = access.getPixel(0, 0); in verifyImage()
1546 // re-request the pixel access; copies various formats to accessable ones in verifyImage()
1548 access = refRenderer.getAccess(); in verifyImage()
1555 for (int i = 0; i < access.getWidth(); i++) in verifyImage()
1557 access.setPixel(discardColor, i, 3); in verifyImage()
1566 for (int i = 0; i < access.getHeight(); i++) in verifyImage()
1568 access.setPixel(discardColor, 2, i); in verifyImage()
1601 access, in verifyImage()
/third_party/skia/third_party/externals/angle2/src/libANGLE/renderer/vulkan/
H A DFramebufferVk.cpp871 vk::CommandBufferAccess access; in blitWithCommand() local
872 access.onImageTransferRead(imageAspectMask, srcImage); in blitWithCommand()
873 access.onImageTransferWrite(drawRenderTarget->getLevelIndex(), 1, in blitWithCommand()
876 ANGLE_TRY(contextVk->getOutsideRenderPassCommandBuffer(access, &commandBuffer)); in blitWithCommand()
1441 vk::CommandBufferAccess access; in resolveColorWithCommand() local
1442 access.onImageTransferRead(VK_IMAGE_ASPECT_COLOR_BIT, srcImage); in resolveColorWithCommand()
1449 access.onImageTransferWrite(drawRenderTarget->getLevelIndex(), 1, in resolveColorWithCommand()
1455 ANGLE_TRY(contextVk->getOutsideRenderPassCommandBuffer(access, &commandBuffer)); in resolveColorWithCommand()
2391 // Because we may have changed the depth stencil access mode, update read only depth mode in clearWithCommand()
H A Dvk_helpers.h191 // CPU access to a buffer we can fullfil such a request in O(1) time since
1187 void onDepthAccess(ResourceAccess access);
1188 void onStencilAccess(ResourceAccess access);
1225 bool onDepthStencilAccess(ResourceAccess access,
1242 ResourceAccess access,
1290 // State tracking for the maximum (Write been the highest) depth access during the entire
1311 // For Buffers, we track the read/write access type so we can enable simultaneous reads.
1373 // src/dst access masks. At the moment we decide to transition the image to Layout 2 (i.e.
1444 // read only access.
1446 // This is special case of RenderTargetAttachment where the render target access i
2757 CommandBufferImageAccess access; global() member
[all...]
/third_party/vk-gl-cts/external/vulkancts/modules_no_buildgn/vulkan/pipeline/
H A DvktPipelineBlendTests.cpp1501 tcu::PixelBufferAccess access = refRenderer.getAccess(); in verifyImage() local
1508 tcu::Vec4 discardColor = access.getPixel(0, 0); in verifyImage()
1548 // re-request the pixel access; copies various formats to accessable ones in verifyImage()
1550 access = refRenderer.getAccess(); in verifyImage()
1557 for (int i = 0; i < access.getWidth(); i++) in verifyImage()
1559 access.setPixel(discardColor, i, 3); in verifyImage()
1568 for (int i = 0; i < access.getHeight(); i++) in verifyImage()
1570 access.setPixel(discardColor, 2, i); in verifyImage()
1603 access, in verifyImage()
/kernel/linux/linux-5.10/sound/pci/rme9652/
H A Dhdsp.c918 varies from 0 to 1351, but to access the in hdsp_write_gain()
920 to access 0 to 2703 ... in hdsp_write_gain()
1752 .access = SNDRV_CTL_ELEM_ACCESS_READ, \
1811 .access = SNDRV_CTL_ELEM_ACCESS_READ, \
1835 .access = SNDRV_CTL_ELEM_ACCESS_READ, \
1894 .access = SNDRV_CTL_ELEM_ACCESS_READ, \
2450 .access = SNDRV_CTL_ELEM_ACCESS_READ, \
2595 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | \
2667 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE, \
2704 .access
[all...]

Completed in 47 milliseconds

1...<<41424344454647484950>>...92