| /third_party/node/deps/ngtcp2/ngtcp2/lib/ |
| H A D | ngtcp2_conn.c | 1043 p->version_info.other_versions = conn->vneg.other_versions; in conn_set_local_transport_params()
1044 p->version_info.other_versionslen = conn->vneg.other_versionslen; in conn_set_local_transport_params()
1270 (*pconn)->vneg.preferred_versions = preferred_versions; in conn_new()
1271 (*pconn)->vneg.preferred_versionslen = settings->preferred_versionslen; in conn_new()
1296 (*pconn)->vneg.other_versions = buf; in conn_new()
1297 (*pconn)->vneg.other_versionslen = in conn_new()
1307 (*pconn)->vneg.other_versions = buf; in conn_new()
1308 (*pconn)->vneg.other_versionslen = in conn_new()
1311 (*pconn)->vneg.other_versions = server_default_other_versions; in conn_new()
1312 (*pconn)->vneg in conn_new()
[all...] |
| H A D | ngtcp2_conn.h | 669 } vneg; member
|
| /third_party/ffmpeg/libavcodec/arm/ |
| H A D | hevcdsp_deblock_neon.S | 42 vneg.s16 q12, q0
148 vneg.s16 q6, q7
248 vneg.s16 q6, q7
|
| H A D | mdct_neon.S | 210 vneg.f32 d7, d7 @ R*s-I*c
235 vneg.f32 d7, d7 @ R*s-I*c
286 vneg.f32 q2, q2
|
| H A D | mpegvideo_neon.S | 38 vneg.s16 q13, q14
|
| H A D | sbrdsp_neon.S | 221 vneg.f32 d18, d1
287 vneg.f32 s15, s15
|
| H A D | rv40dsp_neon.S | 823 vneg.s16 q15, q15
836 vneg.s16 d23, d25 @ -lim_p0q0
851 vneg.s16 d19, d18 @ -diff
859 vneg.s16 q9, q9
860 vneg.s16 q14, q13
|
| H A D | h264dsp_neon.S | 92 vneg.s8 q7, q6
205 vneg.s8 d25, d24
|
| H A D | vc1dsp_neon.S | 150 vneg.s16 d31, d31 @ t4 = -t4
186 vneg.s16 d17, d17 @ t2 = -t2
|
| H A D | vp9itxfm_16bpp_neon.S | 77 vneg.s32 \tmpd1, \tmpd1
513 vneg.s32 q15, q15 @ q15 = out[7]
522 vneg.s32 q11, q11 @ q11 = out[3]
525 vneg.s32 q9, q9 @ q9 = out[1]
528 vneg.s32 q13, q13 @ q13 = out[5]
995 vneg.s32 d29, d29 @ d29 = out[13]
1004 vneg.s32 d19, d19 @ d19 = out[3]
1015 vneg.s32 d31, d5 @ d31 = out[15]
1016 vneg.s32 d17, d3 @ d17 = out[1]
|
| /third_party/node/deps/v8/src/diagnostics/arm/ |
| H A D | disasm-arm.cc | 1412 // Dd = vneg(Dm)
1413 // Sd = vneg(Sm)
1457 // vneg in DecodeTypeVFP()
1459 Format(instr, "vneg'cond.f64 'Dd, 'Dm"); in DecodeTypeVFP()
1461 Format(instr, "vneg'cond.f32 'Sd, 'Sm"); in DecodeTypeVFP()
2294 Format(instr, q ? "vneg.s'size2 'Qd, 'Qm" : "vneg.s.'size2 'Dd, 'Dm"); in DecodeAdvancedSIMDTwoOrThreeRegisters()
2296 Format(instr, q ? "vneg.f'size2 'Qd, 'Qm" : "vneg.f.'size2 'Dd, 'Dm"); in DecodeAdvancedSIMDTwoOrThreeRegisters()
|
| /third_party/node/deps/v8/src/codegen/arm/ |
| H A D | assembler-arm.h | 768 void vneg(const DwVfpRegister dst, const DwVfpRegister src,
770 void vneg(const SwVfpRegister dst, const SwVfpRegister src,
885 void vneg(QwNeonRegister dst, QwNeonRegister src);
886 void vneg(NeonSize size, QwNeonRegister dst, QwNeonRegister src);
|
| H A D | macro-assembler-arm.cc | 2364 vneg(result, left); in CallRecordWriteStub()
2366 vneg(result, result); in CallRecordWriteStub()
2369 vneg(result, right); in CallRecordWriteStub()
2371 vneg(result, result); in CallRecordWriteStub()
|
| H A D | assembler-arm.cc | 3128 void Assembler::vneg(const DwVfpRegister dst, const DwVfpRegister src, in vneg() function in v8::internal::Assembler
3144 void Assembler::vneg(const SwVfpRegister dst, const SwVfpRegister src, in vneg() function in v8::internal::Assembler
4204 void Assembler::vneg(QwNeonRegister dst, QwNeonRegister src) { in vneg() function in v8::internal::Assembler
4211 void Assembler::vneg(NeonSize size, QwNeonRegister dst, QwNeonRegister src) { in vneg() function in v8::internal::Assembler
|
| /third_party/node/deps/v8/src/compiler/backend/arm/ |
| H A D | code-generator-arm.cc | 507 __ vneg(sz, tmp, tmp); \
1340 __ vneg(i.OutputFloatRegister(), i.InputFloatRegister(0)); in AssembleArchInstruction()
1404 __ vneg(i.OutputDoubleRegister(), i.InputDoubleRegister(0)); in AssembleArchInstruction()
1838 __ vneg(i.OutputSimd128Register().low(), i.InputSimd128Register(0).low()); in AssembleArchInstruction()
1839 __ vneg(i.OutputSimd128Register().high(), in AssembleArchInstruction()
2193 __ vneg(i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction()
2342 __ vneg(Neon32, i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction()
2539 __ vneg(Neon16, i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction()
2710 __ vneg(Neon8, i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/wasm/baseline/arm/ |
| H A D | liftoff-assembler-arm.h | 403 assm->vneg(sz, tmp, tmp); in EmitSimdShift()
1562 FP32_UNOP(f32_neg, vneg)
1569 FP64_UNOP(f64_neg, vneg)
2491 vneg(dst.low_fp(), src.low_fp()); in emit_f64x2_neg()
2492 vneg(dst.high_fp(), src.high_fp()); in emit_f64x2_neg()
2675 vneg(liftoff::GetSimd128Register(dst), liftoff::GetSimd128Register(src)); in emit_f32x4_neg()
3040 vneg(Neon32, liftoff::GetSimd128Register(dst), in emit_i32x4_neg()
3224 vneg(Neon16, liftoff::GetSimd128Register(dst),
3533 vneg(Neon8, liftoff::GetSimd128Register(dst),
|
| /third_party/vixl/src/aarch32/ |
| H A D | assembler-aarch32.h | 5063 void vneg(Condition cond, DataType dt, DRegister rd, DRegister rm);
5064 void vneg(DataType dt, DRegister rd, DRegister rm) { vneg(al, dt, rd, rm); } in vneg() function in vixl::aarch32::Assembler
5066 void vneg(Condition cond, DataType dt, QRegister rd, QRegister rm);
5067 void vneg(DataType dt, QRegister rd, QRegister rm) { vneg(al, dt, rd, rm); } in vneg() function in vixl::aarch32::Assembler
5069 void vneg(Condition cond, DataType dt, SRegister rd, SRegister rm);
5070 void vneg(DataType dt, SRegister rd, SRegister rm) { vneg(al, dt, rd, rm); } in vneg() function in vixl::aarch32::Assembler
|
| H A D | disasm-aarch32.h | 2090 void vneg(Condition cond, DataType dt, DRegister rd, DRegister rm);
2092 void vneg(Condition cond, DataType dt, QRegister rd, QRegister rm);
2094 void vneg(Condition cond, DataType dt, SRegister rd, SRegister rm);
|
| H A D | disasm-aarch32.cc | 5464 void Disassembler::vneg(Condition cond, in vneg() function in vixl::aarch32::Disassembler
5473 void Disassembler::vneg(Condition cond, in vneg() function in vixl::aarch32::Disassembler
5482 void Disassembler::vneg(Condition cond, in vneg() function in vixl::aarch32::Disassembler
[all...] |
| H A D | assembler-aarch32.cc | 21719 void Assembler::vneg(Condition cond, DataType dt, DRegister rd, DRegister rm) { in vneg() function in vixl::aarch32::Assembler
21757 Delegate(kVneg, &Assembler::vneg, cond, dt, rd, rm); in vneg()
21760 void Assembler::vneg(Condition cond, DataType dt, QRegister rd, QRegister rm) { in vneg() function in vixl::aarch32::Assembler
21786 Delegate(kVneg, &Assembler::vneg, cond, dt, rd, rm); in vneg()
21789 void Assembler::vneg(Condition cond, DataType dt, SRegister rd, SRegister rm) { in vneg() function in vixl::aarch32::Assembler
21807 Delegate(kVneg, &Assembler::vneg, cond, dt, rd, rm); in vneg()
|
| H A D | macro-assembler-aarch32.h | 9858 vneg(cond, dt, rd, rm); in MacroAssembler()
9873 vneg(cond, dt, rd, rm); in MacroAssembler()
9888 vneg(cond, dt, rd, rm); in MacroAssembler()
|