Home
last modified time | relevance | path

Searched refs:num_se (Results 1 - 10 of 10) sorted by relevance

/third_party/mesa3d/src/amd/common/
H A Dac_gpu_info.c1169 info->num_se = 0; in ac_query_gpu_info()
1174 info->num_se++; in ac_query_gpu_info()
1181 info->num_se = info->max_se; in ac_query_gpu_info()
1189 DIV_ROUND_UP(info->num_cu, (info->num_se * info->max_sa_per_se * cu_group)) * in ac_query_gpu_info()
1192 (info->num_cu / (info->num_se * info->max_sa_per_se * cu_group)) * cu_group; in ac_query_gpu_info()
1331 info->max_scratch_waves = MAX2(32 * info->min_good_cu_per_sa * info->max_sa_per_se * info->num_se, in ac_query_gpu_info()
1402 fprintf(f, " num_se = %i\n", info->num_se); in ac_print_gpu_info()
1754 unsigned num_se = MAX2(info->max_se, 1); in ac_get_harvested_configs() local
1757 unsigned rb_per_pkr = MIN2(num_rb / num_se / sh_per_s in ac_get_harvested_configs()
[all...]
H A Dac_gpu_info.h56 uint32_t num_se; /* only enabled SEs */ member
H A Dac_shader_util.c845 max_scratch_waves /= info->num_se; /* WAVES is per SE */ in ac_get_scratch_tmpring_size()
/third_party/mesa3d/src/amd/vulkan/winsys/null/
H A Dradv_null_winsys.c113 info->num_se = 4; in radv_null_winsys_query_info()
/third_party/mesa3d/src/gallium/winsys/radeon/drm/
H A Dradeon_drm_winsys.c524 ws->info.num_se = ws->info.max_se; in do_winsys_init()
/third_party/mesa3d/src/gallium/drivers/radeonsi/
H A Dsi_state_shaders.cpp3772 unsigned num_se = sctx->screen->info.max_se;
3774 unsigned max_gs_waves = 32 * num_se; /* max 32 per SE on GCN */
3778 unsigned gs_vertex_reuse = (sctx->gfx_level >= GFX8 ? 32 : 16) * num_se;
3779 unsigned alignment = 256 * num_se;
3781 unsigned max_size = ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se;
H A Dsi_state.c5503 unsigned num_se = MAX2(sctx->screen->info.max_se, 1); in si_write_harvested_raster_configs() local
5509 for (se = 0; se < num_se; se++) { in si_write_harvested_raster_configs()
/third_party/mesa3d/src/amd/vulkan/
H A Dsi_cmd_buffer.c40 unsigned num_se = MAX2(physical_device->rad_info.max_se, 1); in si_write_harvested_raster_configs() local
47 for (se = 0; se < num_se; se++) { in si_write_harvested_raster_configs()
H A Dradv_pipeline.c2718 unsigned num_se = pdevice->rad_info.max_se; in radv_pipeline_init_gs_ring_state() local
2720 unsigned max_gs_waves = 32 * num_se; /* max 32 per SE on GCN */ in radv_pipeline_init_gs_ring_state()
2724 unsigned gs_vertex_reuse = (pdevice->rad_info.gfx_level >= GFX8 ? 32 : 16) * num_se; in radv_pipeline_init_gs_ring_state()
2725 unsigned alignment = 256 * num_se; in radv_pipeline_init_gs_ring_state()
2727 unsigned max_size = ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se; in radv_pipeline_init_gs_ring_state()
H A Dradv_device.c4214 waves /= info->num_se; in radv_emit_graphics_scratch()
4254 waves /= info->num_se; in radv_emit_compute_scratch()

Completed in 41 milliseconds