| /third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
| H A D | IceAssemblerMIPS32.h | 187 void divu(const Operand *OpRs, const Operand *OpRt);
|
| H A D | IceInstMIPS32.cpp | 803 Asm->divu(getSrc(0), getSrc(1)); in emitIAS()
|
| H A D | IceAssemblerMIPS32.cpp | 582 void AssemblerMIPS32::divu(const Operand *OpRs, const Operand *OpRt) { in divu() function in Ice::MIPS32::AssemblerMIPS32
584 emitRsRt(Opcode, OpRs, OpRt, "divu"); in divu()
|
| /third_party/node/deps/v8/src/diagnostics/mips64/ |
| H A D | disasm-mips64.cc | 1549 Format(instr, "divu 'rs, 'rt"); in DecodeTypeRegisterSPECIAL()
1552 Format(instr, "divu 'rd, 'rs, 'rt"); in DecodeTypeRegisterSPECIAL()
|
| /third_party/node/deps/v8/src/diagnostics/mips/ |
| H A D | disasm-mips.cc | 1337 Format(instr, "divu 'rs, 'rt"); in DecodeTypeRegisterSPECIAL()
1340 Format(instr, "divu 'rd, 'rs, 'rt"); in DecodeTypeRegisterSPECIAL()
|
| /third_party/node/deps/v8/src/codegen/mips64/ |
| H A D | macro-assembler-mips64.cc | 645 divu(rs, rt.rm()); in CallRecordWriteStub()
657 divu(rs, scratch); in CallRecordWriteStub()
708 divu(rs, rt.rm()); in CallRecordWriteStub()
715 divu(rs, scratch); in CallRecordWriteStub()
722 divu(rs, rt.rm()); in CallRecordWriteStub()
725 divu(res, rs, rt.rm()); in CallRecordWriteStub()
734 divu(rs, scratch); in CallRecordWriteStub()
737 divu(res, rs, scratch); in CallRecordWriteStub()
|
| H A D | assembler-mips64.h | 503 void divu(Register rs, Register rt);
507 void divu(Register rd, Register rs, Register rt);
|
| H A D | assembler-mips64.cc | 1802 void Assembler::divu(Register rs, Register rt) { in divu() function in v8::internal::Assembler
1806 void Assembler::divu(Register rd, Register rs, Register rt) { in divu() function in v8::internal::Assembler
|
| /third_party/node/deps/v8/src/codegen/mips/ |
| H A D | macro-assembler-mips.cc | 645 divu(rs, rt.rm()); in CallRecordWriteStub()
657 divu(rs, scratch); in CallRecordWriteStub()
667 divu(rs, rt.rm()); in CallRecordWriteStub()
674 divu(rs, scratch); in CallRecordWriteStub()
681 divu(rs, rt.rm()); in CallRecordWriteStub()
684 divu(res, rs, rt.rm()); in CallRecordWriteStub()
693 divu(rs, scratch); in CallRecordWriteStub()
696 divu(res, rs, scratch); in CallRecordWriteStub()
|
| H A D | assembler-mips.h | 501 void divu(Register rs, Register rt);
503 void divu(Register rd, Register rs, Register rt);
|
| H A D | assembler-mips.cc | 1843 void Assembler::divu(Register rs, Register rt) { in divu() function in v8::internal::Assembler
1847 void Assembler::divu(Register rd, Register rs, Register rt) { in divu() function in v8::internal::Assembler
|
| /third_party/node/deps/openssl/config/archs/linux64-mips64/asm/crypto/bn/ |
| H A D | bn-mips.S | 8 # define divu(rs,rt)
9 # define mfqt(rd,rs,rt) divu rd,rs,rt
|
| /third_party/node/deps/openssl/config/archs/linux64-mips64/asm_avx2/crypto/bn/ |
| H A D | bn-mips.S | 8 # define divu(rs,rt)
9 # define mfqt(rd,rs,rt) divu rd,rs,rt
|
| /third_party/node/deps/v8/src/codegen/riscv64/ |
| H A D | assembler-riscv64.h | 494 void divu(Register rd, Register rs1, Register rs2);
|
| H A D | macro-assembler-riscv64.cc | 623 divu(res, rs, rt.rm()); in Divu64()
629 divu(res, rs, scratch); in Divu64()
|
| H A D | assembler-riscv64.cc | 1803 void Assembler::divu(Register rd, Register rs1, Register rs2) { in divu() function in v8::internal::Assembler
|