Home
last modified time | relevance | path

Searched refs:dev_info (Results 1 - 25 of 50) sorted by relevance

12

/third_party/mesa3d/src/imagination/include/hwdef/
H A Drogue_hw_utils.h55 rogue_get_isp_samples_per_tile_xy(const struct pvr_device_info *dev_info, in rogue_get_isp_samples_per_tile_xy() argument
61 PVR_GET_FEATURE_VALUE(dev_info, tile_size_x, 0U); in rogue_get_isp_samples_per_tile_xy()
63 PVR_GET_FEATURE_VALUE(dev_info, tile_size_y, 0U); in rogue_get_isp_samples_per_tile_xy()
65 PVR_GET_FEATURE_VALUE(dev_info, isp_samples_per_pixel, 0U); in rogue_get_isp_samples_per_tile_xy()
106 rogue_get_min_free_list_size(const struct pvr_device_info *dev_info) in rogue_get_min_free_list_size() argument
110 if (PVR_HAS_FEATURE(dev_info, roguexe)) { in rogue_get_min_free_list_size()
111 if (PVR_HAS_QUIRK(dev_info, 66011)) in rogue_get_min_free_list_size()
123 rogue_get_max_num_vdm_pds_tasks(const struct pvr_device_info *dev_info) in rogue_get_max_num_vdm_pds_tasks() argument
126 uint32_t max_usc_tasks = PVR_GET_FEATURE_VALUE(dev_info, max_usc_tasks, 24U); in rogue_get_max_num_vdm_pds_tasks()
133 rogue_get_max_output_regs_per_pixel(const struct pvr_device_info *dev_info) in rogue_get_max_output_regs_per_pixel() argument
142 rogue_get_num_macrotiles_xy(const struct pvr_device_info *dev_info, uint32_t *const x_out, uint32_t *const y_out) rogue_get_num_macrotiles_xy() argument
162 rogue_get_macrotile_array_size(const struct pvr_device_info *dev_info) rogue_get_macrotile_array_size() argument
177 rogue_get_region_header_size(const struct pvr_device_info *dev_info) rogue_get_region_header_size() argument
193 rogue_get_render_size_max(const struct pvr_device_info *dev_info) rogue_get_render_size_max() argument
209 rogue_get_slc_cache_line_size(const struct pvr_device_info *dev_info) rogue_get_slc_cache_line_size() argument
214 pvr_get_max_user_vertex_output_components( const struct pvr_device_info *dev_info) pvr_get_max_user_vertex_output_components() argument
228 rogue_max_compute_shared_registers(const struct pvr_device_info *dev_info) rogue_max_compute_shared_registers() argument
237 rogue_get_cdm_context_resume_buffer_size(const struct pvr_device_info *dev_info) rogue_get_cdm_context_resume_buffer_size() argument
252 rogue_get_cdm_context_resume_buffer_alignment( const struct pvr_device_info *dev_info) rogue_get_cdm_context_resume_buffer_alignment() argument
262 rogue_get_compute_max_work_group_size(const struct pvr_device_info *dev_info) rogue_get_compute_max_work_group_size() argument
[all...]
/third_party/mesa3d/src/imagination/vulkan/
H A Dpvr_job_common.c107 static void pvr_pbe_get_src_pos(const struct pvr_device_info *dev_info, in pvr_pbe_get_src_pos() argument
129 if (PVR_HAS_FEATURE(dev_info, eight_output_registers)) { in pvr_pbe_get_src_pos()
163 const struct pvr_device_info *dev_info, in pvr_pbe_pack_state()
204 pvr_pbe_get_src_pos(dev_info, in pvr_pbe_pack_state()
290 const struct pvr_device_info *dev_info, in pvr_setup_tiles_in_flight()
312 PVR_GET_FEATURE_VALUE(dev_info, usc_min_output_registers_per_pix, 0); in pvr_setup_tiles_in_flight()
316 assert(pixel_width <= rogue_get_max_output_regs_per_pixel(dev_info)); in pvr_setup_tiles_in_flight()
320 isp_samples = PVR_GET_FEATURE_VALUE(dev_info, isp_samples_per_pixel, 1); in pvr_setup_tiles_in_flight()
336 tile_size_x = PVR_GET_FEATURE_VALUE(dev_info, tile_size_x, 0); in pvr_setup_tiles_in_flight()
337 tile_size_y = PVR_GET_FEATURE_VALUE(dev_info, tile_size_ in pvr_setup_tiles_in_flight()
162 pvr_pbe_pack_state( const struct pvr_device_info *dev_info, const struct pvr_pbe_surf_params *surface_params, const struct pvr_pbe_render_params *render_params, uint32_t pbe_cs_words[static const ROGUE_NUM_PBESTATE_STATE_WORDS], uint64_t pbe_reg_words[static const ROGUE_NUM_PBESTATE_REG_WORDS]) pvr_pbe_pack_state() argument
289 pvr_setup_tiles_in_flight( const struct pvr_device_info *dev_info, const struct pvr_device_runtime_info *dev_runtime_info, uint32_t msaa_mode, uint32_t pixel_width, bool paired_tiles, uint32_t max_tiles_in_flight, uint32_t *const isp_ctl_out, uint32_t *const pixel_ctl_out) pvr_setup_tiles_in_flight() argument
[all...]
H A Dpvr_hardcode.c142 pvr_device_get_bvnc(const struct pvr_device_info *const dev_info) in pvr_device_get_bvnc() argument
144 const struct pvr_device_ident *const ident = &dev_info->ident; in pvr_device_get_bvnc()
149 bool pvr_hard_code_shader_required(const struct pvr_device_info *const dev_info) in pvr_hard_code_shader_required() argument
152 const uint64_t bvnc = pvr_device_get_bvnc(dev_info); in pvr_hard_code_shader_required()
168 pvr_get_hard_coding_data(const struct pvr_device_info *const dev_info) in pvr_get_hard_coding_data() argument
171 const uint64_t bvnc = pvr_device_get_bvnc(dev_info); in pvr_get_hard_coding_data()
192 rogue_get_slc_cache_line_size(&device->pdevice->dev_info); in pvr_hard_code_compute_pipeline()
194 pvr_get_hard_coding_data(&device->pdevice->dev_info); in pvr_hard_code_compute_pipeline()
211 pvr_hard_code_graphics_get_flags(const struct pvr_device_info *const dev_info) in pvr_hard_code_graphics_get_flags() argument
214 pvr_get_hard_coding_data(dev_info); in pvr_hard_code_graphics_get_flags()
221 pvr_hard_code_graphics_shader(const struct pvr_device_info *const dev_info, uint32_t pipeline_n, gl_shader_stage stage, struct rogue_shader_binary **const shader_out) pvr_hard_code_graphics_shader() argument
251 pvr_hard_code_graphics_vertex_state( const struct pvr_device_info *const dev_info, uint32_t pipeline_n, struct pvr_vertex_shader_state *const vert_state_out) pvr_hard_code_graphics_vertex_state() argument
266 pvr_hard_code_graphics_fragment_state( const struct pvr_device_info *const dev_info, uint32_t pipeline_n, struct pvr_fragment_shader_state *const frag_state_out) pvr_hard_code_graphics_fragment_state() argument
281 pvr_hard_code_graphics_get_build_info( const struct pvr_device_info *const dev_info, uint32_t pipeline_n, gl_shader_stage stage, struct rogue_common_build_data *const common_build_data, struct rogue_build_data *const build_data, struct pvr_explicit_constant_usage *const explicit_const_usage) pvr_hard_code_graphics_get_build_info() argument
336 pvr_hard_code_get_idfwdf_program( const struct pvr_device_info *const dev_info, const struct rogue_shader_binary **const program_out, uint32_t *usc_shareds_out, uint32_t *usc_temps_out) pvr_hard_code_get_idfwdf_program() argument
[all...]
H A Dpvr_job_render.c191 cache_line_size = rogue_get_slc_cache_line_size(&device->pdevice->dev_info); in pvr_free_list_create()
315 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; in pvr_rt_mtile_info_init() local
321 info->tile_size_x = PVR_GET_FEATURE_VALUE(dev_info, tile_size_x, 1); in pvr_rt_mtile_info_init()
322 info->tile_size_y = PVR_GET_FEATURE_VALUE(dev_info, tile_size_y, 1); in pvr_rt_mtile_info_init()
327 rogue_get_num_macrotiles_xy(dev_info, &info->mtiles_x, &info->mtiles_y); in pvr_rt_mtile_info_init()
329 if (PVR_HAS_FEATURE(dev_info, simple_internal_parameter_format)) { in pvr_rt_mtile_info_init()
330 assert(PVR_GET_FEATURE_VALUE(dev_info, in pvr_rt_mtile_info_init()
371 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; in pvr_rt_get_isp_region_size() local
574 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_rt_get_region_headers_stride_size() local
614 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_rt_mta_mlist_data_init() local
762 pvr_rogue_get_cr_isp_mtile_size_val(const struct pvr_device_info *dev_info, uint32_t samples, const struct pvr_rt_mtile_info *mtile_info) pvr_rogue_get_cr_isp_mtile_size_val() argument
894 pvr_rogue_get_cr_te_aa_val(const struct pvr_device_info *dev_info, uint32_t samples) pvr_rogue_get_cr_te_aa_val() argument
935 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_rt_dataset_ws_create_info_init() local
1054 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_render_target_dataset_create() local
1169 const struct pvr_device_info *dev_info = &ctx->device->pdevice->dev_info; pvr_render_job_ws_geometry_state_init() local
1243 pvr_get_isp_num_tiles_xy(const struct pvr_device_info *dev_info, uint32_t samples, uint32_t width, uint32_t height, uint32_t *const x_out, uint32_t *const y_out) pvr_get_isp_num_tiles_xy() argument
1303 const struct pvr_device_info *dev_info = &ctx->device->pdevice->dev_info; pvr_render_job_ws_fragment_state_init() local
[all...]
H A Dpvr_hardcode.h79 bool pvr_hard_code_shader_required(const struct pvr_device_info *const dev_info);
90 pvr_hard_code_graphics_get_flags(const struct pvr_device_info *const dev_info);
99 const struct pvr_device_info *const dev_info,
105 const struct pvr_device_info *const dev_info,
110 const struct pvr_device_info *const dev_info,
115 const struct pvr_device_info *const dev_info,
123 const struct pvr_device_info *const dev_info,
H A Dpvr_job_context.c60 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; in pvr_ctx_reset_cmd_init() local
63 assert(PVR_HAS_FEATURE(dev_info, compute)); in pvr_ctx_reset_cmd_init()
65 if (PVR_HAS_QUIRK(dev_info, 51764)) in pvr_ctx_reset_cmd_init()
68 if (PVR_HAS_QUIRK(dev_info, 58839)) in pvr_ctx_reset_cmd_init()
88 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; in pvr_pds_pt_store_program_create_and_upload() local
89 const uint32_t cache_line_size = rogue_get_slc_cache_line_size(dev_info); in pvr_pds_pt_store_program_create_and_upload()
105 dev_info); in pvr_pds_pt_store_program_create_and_upload()
123 dev_info); in pvr_pds_pt_store_program_create_and_upload()
157 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_pds_pt_resume_program_create_and_upload() local
313 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_pds_render_ctx_sr_program_create_and_upload() local
372 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_pds_compute_ctx_sr_program_create_and_upload() local
457 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_ctx_sr_programs_setup() local
930 ASSERTED const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_pds_sr_fence_terminate_program_create_and_upload() local
975 pvr_compute_ctx_ws_static_state_init( const struct pvr_device_info *const dev_info, const struct pvr_compute_ctx *const ctx, struct pvr_winsys_compute_ctx_static_state *const static_state) pvr_compute_ctx_ws_static_state_init() argument
[all...]
H A Dpvr_tex_state.c70 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; in pvr_pack_tex_state() local
149 if (!PVR_HAS_FEATURE(dev_info, tpu_extended_integer_lookup) && in pvr_pack_tex_state()
150 !PVR_HAS_FEATURE(dev_info, tpu_image_state_v2)) { in pvr_pack_tex_state()
159 if (PVR_HAS_FEATURE(dev_info, tpu_image_state_v2) && in pvr_pack_tex_state()
172 } else if (PVR_HAS_FEATURE(dev_info, tpu_array_textures)) { in pvr_pack_tex_state()
184 if (!PVR_HAS_FEATURE(dev_info, tpu_extended_integer_lookup) && in pvr_pack_tex_state()
185 !PVR_HAS_FEATURE(dev_info, tpu_image_state_v2)) { in pvr_pack_tex_state()
200 if (PVR_HAS_FEATURE(dev_info, tpu_image_state_v2) && in pvr_pack_tex_state()
H A Dpvr_device.c274 bvnc = pvr_get_packed_bvnc(&pdevice->dev_info); in pvr_physical_device_init_uuids()
394 &pdevice->dev_info, in pvr_physical_device_init()
407 pdevice->dev_info.ident.series_name, in pvr_physical_device_init()
408 pdevice->dev_info.ident.public_name) < 0) { in pvr_physical_device_init()
433 pdevice->compiler = rogue_compiler_create(&pdevice->dev_info); in pvr_physical_device_init()
603 PVR_HAS_FEATURE(&pdevice->dev_info, robust_buffer_access), in pvr_GetPhysicalDeviceFeatures2()
624 .textureCompressionASTC_LDR = PVR_HAS_FEATURE(&pdevice->dev_info, astc), in pvr_GetPhysicalDeviceFeatures2()
673 const struct pvr_device_info *dev_info = &pdevice->dev_info; in pvr_calc_fscommon_size_and_tiles_in_flight() local
677 if (PVR_HAS_FEATURE(dev_info, s8x in pvr_calc_fscommon_size_and_tiles_in_flight()
1116 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_device_init_compute_fence_program() local
1192 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_pds_idfwdf_programs_create_and_upload() local
1469 pvr_device_get_pixel_event_pds_program_data_size( const struct pvr_device_info *dev_info, uint32_t *const data_size_in_dwords_out) pvr_device_get_pixel_event_pds_program_data_size() argument
2527 pvr_sampler_get_hw_filter_from_vk(const struct pvr_device_info *dev_info, VkFilter filter) pvr_sampler_get_hw_filter_from_vk() argument
2620 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_CreateSampler() local
[all...]
H A Dpvr_descriptor_set.c90 #define PVR_DESC_IMAGE_SECONDARY_OFFSET_ARRAYMAXINDEX(dev_info) \
91 (PVR_HAS_FEATURE(dev_info, tpu_array_textures) \
97 #define PVR_DESC_IMAGE_SECONDARY_OFFSET_WIDTH(dev_info) \
98 (PVR_DESC_IMAGE_SECONDARY_OFFSET_ARRAYMAXINDEX(dev_info) + \
101 #define PVR_DESC_IMAGE_SECONDARY_OFFSET_HEIGHT(dev_info) \
102 (PVR_DESC_IMAGE_SECONDARY_OFFSET_WIDTH(dev_info) + \
105 #define PVR_DESC_IMAGE_SECONDARY_OFFSET_DEPTH(dev_info) \
106 (PVR_DESC_IMAGE_SECONDARY_OFFSET_HEIGHT(dev_info) + \
109 #define PVR_DESC_IMAGE_SECONDARY_TOTAL_SIZE(dev_info) \
110 (PVR_DESC_IMAGE_SECONDARY_OFFSET_DEPTH(dev_info)
1438 pvr_write_image_descriptor_primaries(const struct pvr_device_info *dev_info, const struct pvr_image_view *iview, VkDescriptorType descriptorType, uint32_t *primary) pvr_write_image_descriptor_primaries() argument
1471 pvr_write_image_descriptor_secondaries(const struct pvr_device_info *dev_info, const struct pvr_image_view *iview, VkDescriptorType descriptorType, uint32_t *secondary) pvr_write_image_descriptor_secondaries() argument
1518 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_descriptor_update_sampler_texture() local
1593 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_descriptor_update_texture() local
1643 pvr_write_buffer_descriptor(const struct pvr_device_info *dev_info, const struct pvr_buffer_view *bview, VkDescriptorType descriptorType, uint32_t *primary, uint32_t *secondary) pvr_write_buffer_descriptor() argument
1685 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_descriptor_update_buffer_view() local
1741 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_descriptor_update_input_attachment() local
[all...]
H A Dpvr_pipeline.c193 const struct pvr_device_info *dev_info, in pvr_pds_get_max_vertex_program_const_map_size_in_bytes()
240 1U + (size_t)PVR_HAS_FEATURE(dev_info, pds_ddmadt); in pvr_pds_get_max_vertex_program_const_map_size_in_bytes()
346 &device->pdevice->dev_info, in pvr_pds_vertex_attrib_program_create_and_upload()
373 &device->pdevice->dev_info); in pvr_pds_vertex_attrib_program_create_and_upload()
393 &device->pdevice->dev_info); in pvr_pds_vertex_attrib_program_create_and_upload()
806 const struct pvr_device_info *dev_info, in pvr_pds_compute_program_setup()
852 pvr_pds_compute_shader(program, NULL, PDS_GENERATE_SIZES, dev_info); in pvr_pds_compute_program_setup()
868 struct pvr_device_info *dev_info = &device->pdevice->dev_info; in pvr_pds_compute_program_create_and_upload() local
874 pvr_pds_compute_program_setup(dev_info, in pvr_pds_compute_program_create_and_upload()
192 pvr_pds_get_max_vertex_program_const_map_size_in_bytes( const struct pvr_device_info *dev_info, bool robust_buffer_access) pvr_pds_get_max_vertex_program_const_map_size_in_bytes() argument
805 pvr_pds_compute_program_setup( const struct pvr_device_info *dev_info, const uint32_t local_input_regs[static const PVR_WORKGROUP_DIMENSIONS], const uint32_t work_group_input_regs[static const PVR_WORKGROUP_DIMENSIONS], uint32_t barrier_coefficient, bool add_base_workgroup, uint32_t usc_temps, pvr_dev_addr_t usc_shader_dev_addr, struct pvr_pds_compute_shader_program *const program) pvr_pds_compute_program_setup() argument
959 struct pvr_device_info *dev_info = &device->pdevice->dev_info; pvr_pds_compute_base_workgroup_variant_program_init() local
1509 const struct pvr_device_info *const dev_info = pvr_graphics_pipeline_compile() local
[all...]
H A Dpvr_pass.c213 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; in pvr_load_op_create() local
214 const uint32_t cache_line_size = rogue_get_slc_cache_line_size(dev_info); in pvr_load_op_create()
298 #define PVR_SPM_LOAD_IN_BUFFERS_COUNT(dev_info) \
301 if (PVR_HAS_FEATURE(dev_info, eight_output_registers)) \
500 PVR_SPM_LOAD_IN_BUFFERS_COUNT(&device->pdevice->dev_info); in pvr_CreateRenderPass2()
582 const struct pvr_device_info *dev_info = &device->pdevice->dev_info; in pvr_GetRenderAreaGranularity() local
590 pGranularity->width = PVR_GET_FEATURE_VALUE(dev_info, tile_size_x, 16); in pvr_GetRenderAreaGranularity()
591 pGranularity->height = PVR_GET_FEATURE_VALUE(dev_info, tile_size_ in pvr_GetRenderAreaGranularity()
[all...]
H A Dpvr_limits.h58 #define PVR_RENDER_TARGETS_PER_FRAMEBUFFER(dev_info) \
60 uint32_t __ret = PVR_GET_FEATURE_VALUE(dev_info, max_multisample, 4U); \
/third_party/mesa3d/src/imagination/common/
H A Dpvr_device_info.h134 * \param dev_info #pvr_device_info object associated with the target physical
144 #define PVR_HAS_FEATURE(dev_info, feature) ((dev_info)->features.has_##feature)
155 * \param dev_info #pvr_device_info object associated with the target physical
166 #define PVR_FEATURE_VALUE(dev_info, feature, value_out) \
168 const struct pvr_device_info *__dev_info = dev_info; \
188 * \param dev_info #pvr_device_info object associated with the target
197 #define PVR_GET_FEATURE_VALUE(dev_info, feature, default_value) \
199 const struct pvr_device_info *__dev_info = dev_info; \
217 * \param dev_info #pvr_device_inf
389 pvr_get_packed_bvnc(const struct pvr_device_info *dev_info) pvr_get_packed_bvnc() argument
[all...]
/third_party/mesa3d/src/imagination/vulkan/winsys/pvrsrvkm/
H A Dpvr_srv.c383 pvr_srv_get_min_free_list_size(const struct pvr_device_info *dev_info) in pvr_srv_get_min_free_list_size() argument
387 if (PVR_HAS_FEATURE(dev_info, roguexe)) { in pvr_srv_get_min_free_list_size()
388 if (PVR_HAS_QUIRK(dev_info, 66011)) in pvr_srv_get_min_free_list_size()
400 pvr_srv_get_num_phantoms(const struct pvr_device_info *dev_info) in pvr_srv_get_num_phantoms() argument
402 return DIV_ROUND_UP(PVR_GET_FEATURE_VALUE(dev_info, num_clusters, 1U), 4U); in pvr_srv_get_num_phantoms()
407 const struct pvr_device_info *dev_info) in pvr_srv_get_total_reserved_partition_size()
409 uint32_t tile_size_x = PVR_GET_FEATURE_VALUE(dev_info, tile_size_x, 0); in pvr_srv_get_total_reserved_partition_size()
410 uint32_t tile_size_y = PVR_GET_FEATURE_VALUE(dev_info, tile_size_y, 0); in pvr_srv_get_total_reserved_partition_size()
411 uint32_t max_partitions = PVR_GET_FEATURE_VALUE(dev_info, max_partitions, 0); in pvr_srv_get_total_reserved_partition_size()
415 PVR_GET_FEATURE_VALUE(dev_info, in pvr_srv_get_total_reserved_partition_size()
406 pvr_srv_get_total_reserved_partition_size( const struct pvr_device_info *dev_info) pvr_srv_get_total_reserved_partition_size() argument
424 pvr_srv_get_reserved_shared_size(const struct pvr_device_info *dev_info) pvr_srv_get_reserved_shared_size() argument
444 pvr_srv_get_max_coeffs(const struct pvr_device_info *dev_info) pvr_srv_get_max_coeffs() argument
480 pvr_srv_get_cdm_max_local_mem_size_regs(const struct pvr_device_info *dev_info) pvr_srv_get_cdm_max_local_mem_size_regs() argument
502 pvr_srv_winsys_device_info_init(struct pvr_winsys *ws, struct pvr_device_info *dev_info, struct pvr_device_runtime_info *runtime_info) pvr_srv_winsys_device_info_init() argument
[all...]
/third_party/mesa3d/src/vulkan/device-select-layer/
H A Ddevice_select_wayland.c34 drmDevicePtr dev_info; member
47 int ret = drmGetDevice2(fd, 0, &info->dev_info); in device_select_drm_handle_device()
127 if (info.dev_info->businfo.pci->domain == devices[i].bus_info.domain && in device_select_find_wayland_pci_default()
128 info.dev_info->businfo.pci->bus == devices[i].bus_info.bus && in device_select_find_wayland_pci_default()
129 info.dev_info->businfo.pci->dev == devices[i].bus_info.dev && in device_select_find_wayland_pci_default()
130 info.dev_info->businfo.pci->func == devices[i].bus_info.func) in device_select_find_wayland_pci_default()
133 if (info.dev_info->deviceinfo.pci->vendor_id == devices[i].dev_info.vendor_id && in device_select_find_wayland_pci_default()
134 info.dev_info->deviceinfo.pci->device_id == devices[i].dev_info in device_select_find_wayland_pci_default()
[all...]
/third_party/mesa3d/src/imagination/vulkan/pds/
H A Dpvr_pds.c102 const struct pvr_device_info *dev_info) in pvr_pds_encode_ld_src0()
106 if (PVR_HAS_FEATURE(dev_info, slc_mcu_cache_controls)) { in pvr_pds_encode_ld_src0()
154 const struct pvr_device_info *dev_info) in pvr_pds_encode_doutw_src1()
168 cache_control_const[PVR_HAS_FEATURE(dev_info, slc_mcu_cache_controls) ? 0 in pvr_pds_encode_doutw_src1()
381 const struct pvr_device_info *dev_info) in pvr_pds_write_dma_address()
386 if (PVR_HAS_FEATURE(dev_info, slc_mcu_cache_controls)) in pvr_pds_write_dma_address()
436 * \param dev_info PVR device info structure.
445 const struct pvr_device_info *dev_info) in pvr_pds_encode_dma_burst()
461 if (PVR_HAS_FEATURE(dev_info, slc_mcu_cache_controls)) { in pvr_pds_encode_dma_burst()
526 * \param dev_info PV
98 pvr_pds_encode_ld_src0(uint64_t dest, uint64_t count8, uint64_t src_add, bool cached, const struct pvr_device_info *dev_info) pvr_pds_encode_ld_src0() argument
150 pvr_pds_encode_doutw_src1(uint32_t dest, uint32_t dword_mask, uint32_t flags, bool cached, const struct pvr_device_info *dev_info) pvr_pds_encode_doutw_src1() argument
377 pvr_pds_write_dma_address(uint32_t *data_block, uint32_t index, uint64_t address, bool coherent, const struct pvr_device_info *dev_info) pvr_pds_write_dma_address() argument
440 pvr_pds_encode_dma_burst(uint32_t *dma_control, uint64_t *dma_address, uint32_t dest_offset, uint32_t dma_size, uint64_t src_address, const struct pvr_device_info *dev_info) pvr_pds_encode_dma_burst() argument
530 pvr_pds_generate_pixel_event(struct pvr_pds_event_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_pixel_event() argument
699 pvr_pds_vertex_shader(struct pvr_pds_vertex_shader_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_vertex_shader() argument
1750 pvr_pds_compute_shader(struct pvr_pds_compute_shader_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_compute_shader() argument
2384 pvr_pds_vertex_shader_sa( struct pvr_pds_vertex_shader_sa_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_vertex_shader_sa() argument
3037 pvr_pds_pixel_shader_uniform_texture_data( struct pvr_pds_pixel_shader_sa_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, bool uniform, const struct pvr_device_info *dev_info) pvr_pds_pixel_shader_uniform_texture_data() argument
3485 pvr_pds_generate_doutw(struct pvr_pds_doutw_control *restrict control, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_doutw() argument
3712 pvr_pds_generate_shared_storing_program( struct pvr_pds_shared_storing_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_shared_storing_program() argument
3768 pvr_pds_generate_fence_terminate_program( struct pvr_pds_fence_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_fence_terminate_program() argument
3871 pvr_pds_generate_compute_shared_loading_program( struct pvr_pds_shared_storing_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_compute_shared_loading_program() argument
4093 pvr_pds_generate_single_ldst_instruction( bool ld, const struct pvr_pds_ldst_control *control, uint32_t temp_index, uint64_t address, uint32_t count, uint32_t *next_constant, uint32_t *total_data_size, uint32_t *total_code_size, uint32_t *restrict buffer, bool data_fence, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_single_ldst_instruction() argument
4280 pvr_pds_generate_stream_out_init_program( struct pvr_pds_stream_out_init_program *restrict program, uint32_t *restrict buffer, bool store_mode, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_stream_out_init_program() argument
4367 pvr_pds_generate_stream_out_terminate_program( struct pvr_pds_stream_out_terminate_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_stream_out_terminate_program() argument
4497 pvr_pds_generate_draw_arrays_indirect( struct pvr_pds_drawindirect_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_draw_arrays_indirect() argument
4787 pvr_pds_generate_draw_elements_indirect( struct pvr_pds_drawindirect_program *restrict program, uint32_t *restrict buffer, enum pvr_pds_generate_mode gen_mode, const struct pvr_device_info *dev_info) pvr_pds_generate_draw_elements_indirect() argument
[all...]
H A Dpvr_pds.h58 #define PVR_NEED_SW_COMPUTE_PDS_BARRIER(dev_info) \
59 PVR_HAS_FEATURE(dev_info, compute_morton_capable) && \
60 !PVR_HAS_ERN(dev_info, 45493)
598 const struct pvr_device_info *dev_info);
623 const struct pvr_device_info *dev_info);
662 const struct pvr_device_info *dev_info);
683 const struct pvr_device_info *dev_info);
690 const struct pvr_device_info *dev_info);
715 const struct pvr_device_info *dev_info);
731 const struct pvr_device_info *dev_info);
[all...]
/third_party/libdrm/amdgpu/
H A Damdgpu_gpu_info.c144 r = amdgpu_query_info(dev, AMDGPU_INFO_DEV_INFO, sizeof(dev->dev_info), in amdgpu_query_gpu_info_init()
145 &dev->dev_info); in amdgpu_query_gpu_info_init()
149 dev->info.asic_id = dev->dev_info.device_id; in amdgpu_query_gpu_info_init()
150 dev->info.chip_rev = dev->dev_info.chip_rev; in amdgpu_query_gpu_info_init()
151 dev->info.chip_external_rev = dev->dev_info.external_rev; in amdgpu_query_gpu_info_init()
152 dev->info.family_id = dev->dev_info.family; in amdgpu_query_gpu_info_init()
153 dev->info.max_engine_clk = dev->dev_info.max_engine_clock; in amdgpu_query_gpu_info_init()
154 dev->info.max_memory_clk = dev->dev_info.max_memory_clock; in amdgpu_query_gpu_info_init()
155 dev->info.gpu_counter_freq = dev->dev_info.gpu_counter_freq; in amdgpu_query_gpu_info_init()
156 dev->info.enabled_rb_pipes_mask = dev->dev_info in amdgpu_query_gpu_info_init()
[all...]
H A Damdgpu_device.c241 start = dev->dev_info.virtual_address_offset; in amdgpu_device_initialize()
242 max = MIN2(dev->dev_info.virtual_address_max, 0x100000000ULL); in amdgpu_device_initialize()
244 dev->dev_info.virtual_address_alignment); in amdgpu_device_initialize()
247 max = MAX2(dev->dev_info.virtual_address_max, 0x100000000ULL); in amdgpu_device_initialize()
249 dev->dev_info.virtual_address_alignment); in amdgpu_device_initialize()
251 start = dev->dev_info.high_va_offset; in amdgpu_device_initialize()
252 max = MIN2(dev->dev_info.high_va_max, (start & ~0xffffffffULL) + in amdgpu_device_initialize()
255 dev->dev_info.virtual_address_alignment); in amdgpu_device_initialize()
258 max = MAX2(dev->dev_info.high_va_max, (start & ~0xffffffffULL) + in amdgpu_device_initialize()
261 dev->dev_info in amdgpu_device_initialize()
[all...]
/third_party/mesa3d/src/freedreno/ir3/
H A Dir3_compiler.c179 const struct fd_dev_info *dev_info = fd_dev_info(compiler->dev_id); in ir3_compiler_create() local
219 compiler->tess_use_shared = dev_info->a6xx.tess_use_shared; in ir3_compiler_create()
221 compiler->storage_16bit = dev_info->a6xx.storage_16bit; in ir3_compiler_create()
223 compiler->has_getfiberid = dev_info->a6xx.has_getfiberid; in ir3_compiler_create()
225 compiler->has_dp2acc = dev_info->a6xx.has_dp2acc; in ir3_compiler_create()
226 compiler->has_dp4acc = dev_info->a6xx.has_dp4acc; in ir3_compiler_create()
244 compiler->reg_size_vec4 = dev_info->a6xx.reg_size_vec4; in ir3_compiler_create()
297 compiler->nir_options.has_udot_4x8 = dev_info->a6xx.has_dp2acc; in ir3_compiler_create()
298 compiler->nir_options.has_sudot_4x8 = dev_info->a6xx.has_dp2acc; in ir3_compiler_create()
/third_party/ltp/testcases/kernel/device-drivers/acpi/
H A Dltp_acpi_cmds.c146 struct acpi_device_info *dev_info; in acpi_traverse() local
172 status = acpi_get_object_info(new_child, &dev_info); in acpi_traverse()
191 ind, (char *)&dev_info->name, str_obj_result, in acpi_traverse()
195 kfree(dev_info); in acpi_traverse()
198 prk_info("%s%4.4s: path '%s'", ind, (char *)&dev_info->name, in acpi_traverse()
204 kfree(dev_info); in acpi_traverse()
213 struct acpi_device_info *dev_info; in acpi_traverse_from_root() local
220 status = acpi_get_object_info(parent, &dev_info); in acpi_traverse_from_root()
223 prk_info("start from %4.4s", (char *)&dev_info->name); in acpi_traverse_from_root()
224 kfree(dev_info); in acpi_traverse_from_root()
246 struct acpi_device_info *dev_info; acpi_init() local
[all...]
/third_party/libdrm/tests/amdgpu/
H A Dvm_tests.c233 struct drm_amdgpu_info_device dev_info; in amdgpu_vm_mapping_test() local
248 sizeof(dev_info), &dev_info); in amdgpu_vm_mapping_test()
251 addr = dev_info.virtual_address_offset; in amdgpu_vm_mapping_test()
255 addr = dev_info.virtual_address_max - size; in amdgpu_vm_mapping_test()
259 if (dev_info.high_va_offset) { in amdgpu_vm_mapping_test()
260 addr = dev_info.high_va_offset; in amdgpu_vm_mapping_test()
264 addr = dev_info.high_va_max - size; in amdgpu_vm_mapping_test()
/third_party/mesa3d/src/imagination/rogue/
H A Drogue_compiler.c39 * \param[in] dev_info Device info pointer.
43 rogue_compiler_create(const struct pvr_device_info *dev_info) in rogue_compiler_create() argument
51 compiler->dev_info = dev_info; in rogue_compiler_create()
H A Drogue_compiler.h35 const struct pvr_device_info *dev_info; member
40 rogue_compiler_create(const struct pvr_device_info *dev_info);
/third_party/NuttX/drivers/usbdev/gadget/fconfig/src/
H A Dusbd_config.c78 struct usbdev_info **dev_info = g_fconfig_usbdev_info; in fconfig_find_usbdev_info() local
81 for (i = 0; dev_info[i] != NULL; i++) in fconfig_find_usbdev_info()
83 if (strcmp(dev_info[i]->name, name) == 0) in fconfig_find_usbdev_info()
85 return dev_info[i]; in fconfig_find_usbdev_info()
526 struct usbdev_info *dev_info = NULL; in fconfig_do_make_function() local
549 dev_info = fconfig_find_usbdev_info(func_name); in fconfig_do_make_function()
550 if (dev_info == NULL) in fconfig_do_make_function()
552 usb_err("%s: can not find dev_info\n", __FUNCTION__); in fconfig_do_make_function()
556 func_inst->dev_info = dev_info; in fconfig_do_make_function()
728 struct usbdev_info *dev_info = NULL; func_inst_init() local
[all...]

Completed in 20 milliseconds

12