Home
last modified time | relevance | path

Searched refs:MPU_RLAR_PXN_Pos (Results 1 - 5 of 5) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/m-profile/
H A Darmv8m_mpu.h164 #if defined(MPU_RLAR_PXN_Pos)
173 (((PXN) << MPU_RLAR_PXN_Pos) & MPU_RLAR_PXN_Msk) | \
/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_cm35p.h1515 #define MPU_RLAR_PXN_Pos 4U /*!< MPU RLAR: PXN Position */ macro
1516 #define MPU_RLAR_PXN_Msk (1UL << MPU_RLAR_PXN_Pos) /*!< MPU RLAR: PXN Mask */
H A Dcore_cm33.h1515 #define MPU_RLAR_PXN_Pos 4U /*!< MPU RLAR: PXN Position */ macro
1516 #define MPU_RLAR_PXN_Msk (1UL << MPU_RLAR_PXN_Pos) /*!< MPU RLAR: PXN Mask */
H A Dcore_cm85.h2991 #define MPU_RLAR_PXN_Pos 4U /*!< MPU RLAR: PXN Position */ macro
2992 #define MPU_RLAR_PXN_Msk (1UL << MPU_RLAR_PXN_Pos) /*!< MPU RLAR: PXN Mask */
H A Dcore_cm55.h2967 #define MPU_RLAR_PXN_Pos 4U /*!< MPU RLAR: PXN Position */ macro
2968 #define MPU_RLAR_PXN_Msk (1UL << MPU_RLAR_PXN_Pos) /*!< MPU RLAR: PXN Mask */

Completed in 48 milliseconds