Home
last modified time | relevance | path

Searched refs:MPU_RBAR_SH_Pos (Results 1 - 7 of 7) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/m-profile/
H A Darmv8m_mpu.h151 (((SH) << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \
/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_cm23.h902 #define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ macro
903 #define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */
H A Dcore_cm35p.h1502 #define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ macro
1503 #define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */
H A Dcore_cm33.h1502 #define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ macro
1503 #define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */
H A Dcore_starmc1.h1599 #define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ macro
1600 #define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */
H A Dcore_cm85.h2978 #define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ macro
2979 #define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */
H A Dcore_cm55.h2954 #define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ macro
2955 #define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */

Completed in 55 milliseconds