Home
last modified time | relevance | path

Searched refs:spdif_sel (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-imx5.c121 static const char *spdif_sel[] = { "pll1_sw", "pll2_sw", "pll3_sw", "spdif_xtal_sel", }; variable
263 clk[IMX5_CLK_SPDIF0_SEL] = imx_clk_mux("spdif0_sel", MXC_CCM_CSCMR2, 0, 2, spdif_sel, ARRAY_SIZE(spdif_sel)); in mx5_clocks_common_init()
424 spdif_sel, ARRAY_SIZE(spdif_sel)); in mx51_clocks_init()
H A Dclk-imx35.c67 /* 15 */ esdhc_sel, esdhc1_div, esdhc2_div, esdhc3_div, spdif_sel, enumerator
147 clk[spdif_sel] = imx_clk_mux("spdif_sel", base + MX35_CCM_PDR3, 22, 1, std_sel, ARRAY_SIZE(std_sel)); in _mx35_clocks_init()
148 clk[spdif_div_pre] = imx_clk_divider("spdif_div_pre", "spdif_sel", base + MX35_CCM_PDR3, 29, 3); /* divide by 1 not allowed */ in _mx35_clocks_init()
H A Dclk-imx7d.c139 static const char *spdif_sel[] = { "osc", "pll_sys_pfd2_135m_clk", variable
515 hws[IMX7D_SPDIF_ROOT_SRC] = imx_clk_hw_mux2_flags("spdif_src", base + 0xa680, 24, 3, spdif_sel, ARRAY_SIZE(spdif_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-imx5.c121 static const char *spdif_sel[] = { "pll1_sw", "pll2_sw", "pll3_sw", "spdif_xtal_sel", }; variable
263 clk[IMX5_CLK_SPDIF0_SEL] = imx_clk_mux("spdif0_sel", MXC_CCM_CSCMR2, 0, 2, spdif_sel, ARRAY_SIZE(spdif_sel)); in mx5_clocks_common_init()
424 spdif_sel, ARRAY_SIZE(spdif_sel)); in mx51_clocks_init()
H A Dclk-imx35.c66 /* 15 */ esdhc_sel, esdhc1_div, esdhc2_div, esdhc3_div, spdif_sel, enumerator
146 clk[spdif_sel] = imx_clk_mux("spdif_sel", base + MX35_CCM_PDR3, 22, 1, std_sel, ARRAY_SIZE(std_sel)); in _mx35_clocks_init()
147 clk[spdif_div_pre] = imx_clk_divider("spdif_div_pre", "spdif_sel", base + MX35_CCM_PDR3, 29, 3); /* divide by 1 not allowed */ in _mx35_clocks_init()
H A Dclk-imx7d.c139 static const char *spdif_sel[] = { "osc", "pll_sys_pfd2_135m_clk", variable
515 hws[IMX7D_SPDIF_ROOT_SRC] = imx_clk_hw_mux2_flags("spdif_src", base + 0xa680, 24, 3, spdif_sel, ARRAY_SIZE(spdif_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()

Completed in 7 milliseconds