Home
last modified time | relevance | path

Searched refs:gd_clock_state (Results 1 - 10 of 10) sorted by relevance

/kernel/linux/linux-5.10/sound/pci/echoaudio/
H A Dgina20_dsp.c132 chip->comm_page->gd_clock_state = clock_state; in set_sample_rate()
161 chip->comm_page->gd_clock_state = GD_CLOCK_SPDIFIN; in set_input_clock()
H A Ddarla24_dsp.c148 chip->comm_page->gd_clock_state = clock; in set_sample_rate()
H A Ddarla20_dsp.c116 chip->comm_page->gd_clock_state = clock_state; in set_sample_rate()
H A Dechoaudio_dsp.h675 u8 gd_clock_state; /* Chg Gina/Darla clock state 0xb60 1 */ member
H A Dechoaudio_dsp.c674 chip->comm_page->gd_clock_state = GD_CLOCK_UNDEF; in restore_dsp_rettings()
/kernel/linux/linux-6.6/sound/pci/echoaudio/
H A Dgina20_dsp.c134 chip->comm_page->gd_clock_state = clock_state; in set_sample_rate()
163 chip->comm_page->gd_clock_state = GD_CLOCK_SPDIFIN; in set_input_clock()
H A Ddarla24_dsp.c150 chip->comm_page->gd_clock_state = clock; in set_sample_rate()
H A Ddarla20_dsp.c118 chip->comm_page->gd_clock_state = clock_state; in set_sample_rate()
H A Dechoaudio_dsp.h675 u8 gd_clock_state; /* Chg Gina/Darla clock state 0xb60 1 */ member
H A Dechoaudio_dsp.c678 chip->comm_page->gd_clock_state = GD_CLOCK_UNDEF; in restore_dsp_rettings()

Completed in 9 milliseconds