Home
last modified time | relevance | path

Searched refs:cr3 (Results 1 - 25 of 132) sorted by relevance

123456

/kernel/linux/linux-6.6/drivers/tty/serial/
H A Dstm32-usart.c48 .cr3 = 0x14,
65 .cr3 = 0x08,
87 .cr3 = 0x08,
181 static void stm32_usart_config_reg_rs485(u32 *cr1, u32 *cr3, u32 delay_ADE, in stm32_usart_config_reg_rs485() argument
188 *cr3 |= USART_CR3_DEM; in stm32_usart_config_reg_rs485()
224 u32 usartdiv, baud, cr1, cr3; in stm32_usart_config_rs485() local
231 cr3 = readl_relaxed(port->membase + ofs->cr3); in stm32_usart_config_rs485()
241 stm32_usart_config_reg_rs485(&cr1, &cr3, in stm32_usart_config_rs485()
247 cr3 in stm32_usart_config_rs485()
1150 u32 cr1, cr2, cr3, isr; stm32_usart_set_termios() local
1817 u32 cr3; stm32_usart_serial_remove() local
[all...]
/kernel/linux/linux-5.10/drivers/tty/serial/
H A Dstm32-usart.c63 static void stm32_usart_config_reg_rs485(u32 *cr1, u32 *cr3, u32 delay_ADE, in stm32_usart_config_reg_rs485() argument
70 *cr3 |= USART_CR3_DEM; in stm32_usart_config_reg_rs485()
106 u32 usartdiv, baud, cr1, cr3; in stm32_usart_config_rs485() local
117 cr3 = readl_relaxed(port->membase + ofs->cr3); in stm32_usart_config_rs485()
127 stm32_usart_config_reg_rs485(&cr1, &cr3, in stm32_usart_config_rs485()
133 cr3 &= ~USART_CR3_DEP; in stm32_usart_config_rs485()
136 cr3 |= USART_CR3_DEP; in stm32_usart_config_rs485()
140 writel_relaxed(cr3, port->membase + ofs->cr3); in stm32_usart_config_rs485()
755 u32 cr1, cr2, cr3, isr; stm32_usart_set_termios() local
[all...]
H A Dstm32-usart.h14 u8 cr3; member
49 .cr3 = 0x14,
66 .cr3 = 0x08,
87 .cr3 = 0x08,
/kernel/linux/linux-5.10/arch/x86/power/
H A Dhibernate_asm_32.S28 /* save cr3 */
29 movl %cr3, %eax
53 movl %eax, %cr3
58 movl %cr3, %eax; # flush TLB
59 movl %eax, %cr3
87 movl %ebp, %cr3
H A Dhibernate.c36 * Value of the cr3 register from before the hibernation (this value is passed
60 unsigned long cr3; member
107 * 3. CR3 <= rdr->cr3 in arch_hibernation_header_save()
115 * rdr->cr3 needs to point to valid page tables but must not in arch_hibernation_header_save()
118 rdr->cr3 = restore_cr3 & ~CR3_PCID_MASK; in arch_hibernation_header_save()
140 restore_cr3 = rdr->cr3; in arch_hibernation_header_restore()
/kernel/linux/linux-6.6/arch/x86/power/
H A Dhibernate_asm_32.S28 /* save cr3 */
29 movl %cr3, %eax
53 movl %eax, %cr3
58 movl %cr3, %eax; # flush TLB
59 movl %eax, %cr3
87 movl %ebp, %cr3
H A Dhibernate.c36 * Value of the cr3 register from before the hibernation (this value is passed
60 unsigned long cr3; member
107 * 3. CR3 <= rdr->cr3 in arch_hibernation_header_save()
115 * rdr->cr3 needs to point to valid page tables but must not in arch_hibernation_header_save()
118 rdr->cr3 = restore_cr3 & ~CR3_PCID_MASK; in arch_hibernation_header_save()
140 restore_cr3 = rdr->cr3; in arch_hibernation_header_restore()
/kernel/linux/linux-6.6/drivers/firmware/efi/libstub/
H A Dx86-5lvl.c13 static void (*la57_toggle)(void *cr3);
69 u64 *cr3 = (u64 *)__native_read_cr3(); in efi_5level_switch() local
82 new_cr3[0] = (u64)cr3 | _PAGE_TABLE_NOENC; in efi_5level_switch()
85 new_cr3 = (u64 *)(cr3[0] & PAGE_MASK); in efi_5level_switch()
/kernel/linux/linux-6.6/scripts/gdb/linux/
H A Dpgtable.py66 def __init__(self, cr3, page_levels):
67 self.cr3 = cr3
69 self.page_level_write_through = is_bit_defined_tupled(cr3, 3)
70 self.page_level_cache_disabled = is_bit_defined_tupled(cr3, 4)
71 self.next_entry_physical_address = cr3 & PHYSICAL_ADDRESS_MASK & page_mask()
79 cr3:
80 {'cr3 binary data': <30} {hex(self.cr3)}
210 cr3_data = gdb.parse_and_eval('$cr3')
[all...]
/kernel/linux/linux-5.10/arch/x86/include/asm/xen/
H A Dinterface_32.h92 * Page-directory addresses above 4GB do not fit into architectural %cr3.
93 * When accessing %cr3, or equivalent field in vcpu_guest_context, guests
98 * of cr3.
101 #define xen_cr3_to_pfn(cr3) (((unsigned)(cr3) >> 12) | ((unsigned)(cr3) << 20))
/kernel/linux/linux-6.6/arch/x86/include/asm/xen/
H A Dinterface_32.h92 * Page-directory addresses above 4GB do not fit into architectural %cr3.
93 * When accessing %cr3, or equivalent field in vcpu_guest_context, guests
98 * of cr3.
101 #define xen_cr3_to_pfn(cr3) (((unsigned)(cr3) >> 12) | ((unsigned)(cr3) << 20))
/kernel/linux/linux-5.10/arch/x86/platform/olpc/
H A Dxo1-wakeup.S25 # Set up %cr3
27 movl %eax, %cr3
51 movl %cr3, %eax
52 movl %eax, %cr3
/kernel/linux/linux-6.6/arch/x86/platform/olpc/
H A Dxo1-wakeup.S25 # Set up %cr3
27 movl %eax, %cr3
51 movl %cr3, %eax
52 movl %eax, %cr3
/kernel/linux/linux-5.10/arch/x86/kernel/
H A Drelocate_kernel_64.S67 movq %cr3, %rax
100 movq %r9, %cr3
150 movq %r9, %cr3
168 * So I flush the TLB by reloading %cr3 here, it's handy,
171 movq %cr3, %rax
172 movq %rax, %cr3
213 movq %rax, %cr3
230 movq %rax, %cr3
H A Drelocate_kernel_32.S54 movl %cr3, %eax
87 movl %eax, %cr3
136 movl %eax, %cr3
150 movl %eax, %cr3
192 movl %eax, %cr3
209 movl %eax, %cr3
H A Dprocess_32.c62 unsigned long cr0 = 0L, cr2 = 0L, cr3 = 0L, cr4 = 0L; in __show_regs() local
85 cr3 = __read_cr3(); in __show_regs()
88 log_lvl, cr0, cr2, cr3, cr4); in __show_regs()
/kernel/linux/linux-5.10/arch/x86/entry/
H A Dcalling.h195 mov %cr3, \scratch_reg variable
197 mov \scratch_reg, %cr3
206 mov %cr3, \scratch_reg variable
234 mov \scratch_reg, %cr3
246 movq %cr3, \scratch_reg variable
257 movq \scratch_reg, %cr3
294 movq \save_reg, %cr3
/kernel/linux/linux-6.6/arch/x86/entry/
H A Dcalling.h169 mov %cr3, \scratch_reg variable
171 mov \scratch_reg, %cr3
180 mov %cr3, \scratch_reg variable
208 mov \scratch_reg, %cr3
220 movq %cr3, \scratch_reg variable
231 movq \scratch_reg, %cr3
268 movq \save_reg, %cr3
/kernel/linux/linux-6.6/arch/x86/kernel/
H A Drelocate_kernel_64.S69 movq %cr3, %rax
102 movq %r9, %cr3
160 movq %r9, %cr3
178 * So I flush the TLB by reloading %cr3 here, it's handy,
181 movq %cr3, %rax
182 movq %rax, %cr3
223 movq %rax, %cr3
241 movq %rax, %cr3
H A Drelocate_kernel_32.S54 movl %cr3, %eax
87 movl %eax, %cr3
136 movl %eax, %cr3
150 movl %eax, %cr3
192 movl %eax, %cr3
209 movl %eax, %cr3
/kernel/linux/linux-6.6/arch/x86/mm/
H A Dtlb.c160 unsigned long cr3 = __sme_pa(pgd) | lam; in build_cr3() local
164 cr3 |= kern_pcid(asid); in build_cr3()
169 return cr3; in build_cr3()
704 unsigned long cr3 = __read_cr3(); in initialize_tlbstate_and_flush() local
707 WARN_ON((cr3 & CR3_ADDR_MASK) != __pa(mm->pgd)); in initialize_tlbstate_and_flush()
710 WARN_ON(cr3 & (X86_CR3_LAM_U48 | X86_CR3_LAM_U57)); in initialize_tlbstate_and_flush()
1095 unsigned long cr3 = in __get_current_cr3_fast() local
1103 VM_BUG_ON(cr3 != __read_cr3()); in __get_current_cr3_fast()
1104 return cr3; in __get_current_cr3_fast()
/kernel/linux/linux-5.10/include/xen/interface/hvm/
H A Dhvm_vcpu.h41 uint32_t cr3; member
104 uint64_t cr3; member
/kernel/linux/linux-6.6/include/xen/interface/hvm/
H A Dhvm_vcpu.h24 uint32_t cr3; member
87 uint64_t cr3; member
/kernel/linux/linux-6.6/arch/x86/kvm/
H A Dsmm.c57 CHECK_SMRAM32_OFFSET(cr3, 0xFFF8); in check_smram_offsets()
97 CHECK_SMRAM64_OFFSET(cr3, 0xFF50); in check_smram_offsets()
191 smram->cr3 = kvm_read_cr3(vcpu); in enter_smm_save_state_32()
250 smram->cr3 = kvm_read_cr3(vcpu); in enter_smm_save_state_64()
423 u64 cr0, u64 cr3, u64 cr4) in rsm_enter_protected_mode()
431 pcid = cr3 & 0xfff; in rsm_enter_protected_mode()
432 cr3 &= ~0xfff; in rsm_enter_protected_mode()
435 bad = kvm_set_cr3(vcpu, cr3); in rsm_enter_protected_mode()
457 bad = kvm_set_cr3(vcpu, cr3 | pcid); in rsm_enter_protected_mode()
507 smstate->cr3, smstat in rsm_load_state_32()
422 rsm_enter_protected_mode(struct kvm_vcpu *vcpu, u64 cr0, u64 cr3, u64 cr4) rsm_enter_protected_mode() argument
[all...]
/kernel/linux/linux-5.10/drivers/staging/media/imx/
H A Dimx7-media-csi.c300 u32 cr3; in imx7_csi_dma_reflash() local
302 cr3 = imx7_csi_reg_read(csi, CSI_CSICR3); in imx7_csi_dma_reflash()
303 cr3 |= BIT_DMA_REFLASH_RFF; in imx7_csi_dma_reflash()
304 imx7_csi_reg_write(csi, cr3, CSI_CSICR3); in imx7_csi_dma_reflash()
339 u32 cr3 = imx7_csi_reg_read(csi, CSI_CSICR3); in imx7_csi_dmareq_rff_enable() local
345 cr3 |= BIT_DMA_REQ_EN_RFF; in imx7_csi_dmareq_rff_enable()
346 cr3 |= BIT_HRESP_ERR_EN; in imx7_csi_dmareq_rff_enable()
347 cr3 &= ~BIT_RXFF_LEVEL; in imx7_csi_dmareq_rff_enable()
348 cr3 |= 0x2 << 4; in imx7_csi_dmareq_rff_enable()
350 imx7_csi_reg_write(csi, cr3, CSI_CSICR in imx7_csi_dmareq_rff_enable()
356 u32 cr3 = imx7_csi_reg_read(csi, CSI_CSICR3); imx7_csi_dmareq_rff_disable() local
[all...]

Completed in 14 milliseconds

123456