Home
last modified time | relevance | path

Searched refs:clk_divider_flags (Results 1 - 25 of 30) sorted by relevance

12

/kernel/linux/linux-6.6/include/linux/
H A Dclk-provider.h729 void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags,
735 void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags,
740 u8 clk_divider_flags, const struct clk_div_table *table,
751 * @clk_divider_flags: divider-specific flags for this clock
755 clk_divider_flags, lock) \
758 (clk_divider_flags), NULL, (lock))
768 * @clk_divider_flags: divider-specific flags for this clock
772 width, clk_divider_flags, lock) \
775 (clk_divider_flags), NULL, (lock))
786 * @clk_divider_flags
[all...]
/kernel/linux/linux-5.10/include/linux/
H A Dclk-provider.h667 void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags,
672 u8 clk_divider_flags, const struct clk_div_table *table,
683 * @clk_divider_flags: divider-specific flags for this clock
687 clk_divider_flags, lock) \
690 (clk_divider_flags), NULL, (lock))
700 * @clk_divider_flags: divider-specific flags for this clock
704 width, clk_divider_flags, lock) \
707 (clk_divider_flags), NULL, (lock))
718 * @clk_divider_flags: divider-specific flags for this clock
722 shift, width, clk_divider_flags, \
[all...]
/kernel/linux/linux-5.10/drivers/clk/
H A Dclk-fractional-divider.c158 u8 clk_divider_flags, spinlock_t *lock) in clk_hw_register_fractional_divider()
182 fd->flags = clk_divider_flags; in clk_hw_register_fractional_divider()
200 u8 clk_divider_flags, spinlock_t *lock) in clk_register_fractional_divider()
205 reg, mshift, mwidth, nshift, nwidth, clk_divider_flags, in clk_register_fractional_divider()
155 clk_hw_register_fractional_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, u8 clk_divider_flags, spinlock_t *lock) clk_hw_register_fractional_divider() argument
197 clk_register_fractional_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, u8 clk_divider_flags, spinlock_t *lock) clk_register_fractional_divider() argument
H A Dclk-divider.c470 void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, in __clk_hw_register_divider()
478 if (clk_divider_flags & CLK_DIVIDER_HIWORD_MASK) { in __clk_hw_register_divider()
491 if (clk_divider_flags & CLK_DIVIDER_READ_ONLY) in __clk_hw_register_divider()
508 div->flags = clk_divider_flags; in __clk_hw_register_divider()
535 * @clk_divider_flags: divider-specific flags for this clock
542 u8 clk_divider_flags, const struct clk_div_table *table, in clk_register_divider_table()
548 NULL, flags, reg, shift, width, clk_divider_flags, in clk_register_divider_table()
466 __clk_hw_register_divider(struct device *dev, struct device_node *np, const char *name, const char *parent_name, const struct clk_hw *parent_hw, const struct clk_parent_data *parent_data, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, spinlock_t *lock) __clk_hw_register_divider() argument
539 clk_register_divider_table(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, spinlock_t *lock) clk_register_divider_table() argument
H A Dclk-npcm7xx.c168 u8 clk_divider_flags; member
184 u8 clk_divider_flags; member
630 div_data->clk_divider_flags, &npcm7xx_clk_lock); in npcm7xx_clk_init()
H A Dclk-milbeaut.c460 u8 clk_divider_flags, const struct clk_div_table *table, in m10v_clk_hw_register_divider()
481 div->flags = clk_divider_flags; in m10v_clk_hw_register_divider()
457 m10v_clk_hw_register_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, spinlock_t *lock, void __iomem *write_valid_reg) m10v_clk_hw_register_divider() argument
H A Dclk-stm32f4.c744 u8 clk_divider_flags, const struct clk_div_table *table, in clk_register_pll_div()
767 pll_div->div.flags = clk_divider_flags; in clk_register_pll_div()
741 clk_register_pll_div(const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, struct clk_hw *pll_hw, spinlock_t *lock) clk_register_pll_div() argument
/kernel/linux/linux-6.6/drivers/clk/
H A Dclk-divider.c541 void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, in __clk_hw_register_divider()
549 if (clk_divider_flags & CLK_DIVIDER_HIWORD_MASK) { in __clk_hw_register_divider()
562 if (clk_divider_flags & CLK_DIVIDER_READ_ONLY) in __clk_hw_register_divider()
579 div->flags = clk_divider_flags; in __clk_hw_register_divider()
606 * @clk_divider_flags: divider-specific flags for this clock
613 u8 clk_divider_flags, const struct clk_div_table *table, in clk_register_divider_table()
619 NULL, flags, reg, shift, width, clk_divider_flags, in clk_register_divider_table()
667 void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, in __devm_clk_hw_register_divider()
678 clk_divider_flags, table, lock); in __devm_clk_hw_register_divider()
537 __clk_hw_register_divider(struct device *dev, struct device_node *np, const char *name, const char *parent_name, const struct clk_hw *parent_hw, const struct clk_parent_data *parent_data, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, spinlock_t *lock) __clk_hw_register_divider() argument
610 clk_register_divider_table(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, spinlock_t *lock) clk_register_divider_table() argument
663 __devm_clk_hw_register_divider(struct device *dev, struct device_node *np, const char *name, const char *parent_name, const struct clk_hw *parent_hw, const struct clk_parent_data *parent_data, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, spinlock_t *lock) __devm_clk_hw_register_divider() argument
H A Dclk-fractional-divider.c251 u8 clk_divider_flags, spinlock_t *lock) in clk_hw_register_fractional_divider()
273 fd->flags = clk_divider_flags; in clk_hw_register_fractional_divider()
291 u8 clk_divider_flags, spinlock_t *lock) in clk_register_fractional_divider()
296 reg, mshift, mwidth, nshift, nwidth, clk_divider_flags, in clk_register_fractional_divider()
248 clk_hw_register_fractional_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, u8 clk_divider_flags, spinlock_t *lock) clk_hw_register_fractional_divider() argument
288 clk_register_fractional_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, u8 clk_divider_flags, spinlock_t *lock) clk_register_fractional_divider() argument
H A Dclk-npcm7xx.c155 u8 clk_divider_flags; member
493 div_data->clk_divider_flags, &npcm7xx_clk_lock); in npcm7xx_clk_init()
H A Dclk-milbeaut.c460 u8 clk_divider_flags, const struct clk_div_table *table, in m10v_clk_hw_register_divider()
481 div->flags = clk_divider_flags; in m10v_clk_hw_register_divider()
457 m10v_clk_hw_register_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, spinlock_t *lock, void __iomem *write_valid_reg) m10v_clk_hw_register_divider() argument
H A Dclk-stm32f4.c744 u8 clk_divider_flags, const struct clk_div_table *table, in clk_register_pll_div()
767 pll_div->div.flags = clk_divider_flags; in clk_register_pll_div()
741 clk_register_pll_div(const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, struct clk_hw *pll_hw, spinlock_t *lock) clk_register_pll_div() argument
/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-divider-gate.c172 * clk_divider_flags, however it's fixed to CLK_DIVIDER_ONE_BASED by
178 u8 shift, u8 width, u8 clk_divider_flags, in imx_clk_hw_divider_gate()
193 if (clk_divider_flags & CLK_DIVIDER_READ_ONLY) in imx_clk_hw_divider_gate()
207 div_gate->divider.flags = CLK_DIVIDER_ONE_BASED | clk_divider_flags; in imx_clk_hw_divider_gate()
176 imx_clk_hw_divider_gate(const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, spinlock_t *lock) imx_clk_hw_divider_gate() argument
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-divider-gate.c172 * clk_divider_flags, however it's fixed to CLK_DIVIDER_ONE_BASED by
178 u8 shift, u8 width, u8 clk_divider_flags, in imx_clk_hw_divider_gate()
193 if (clk_divider_flags & CLK_DIVIDER_READ_ONLY) in imx_clk_hw_divider_gate()
207 div_gate->divider.flags = CLK_DIVIDER_ONE_BASED | clk_divider_flags; in imx_clk_hw_divider_gate()
176 imx_clk_hw_divider_gate(const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, spinlock_t *lock) imx_clk_hw_divider_gate() argument
/kernel/linux/linux-5.10/drivers/clk/tegra/
H A Dclk-divider.c136 unsigned long flags, u8 clk_divider_flags, u8 shift, u8 width, in tegra_clk_register_divider()
161 divider->flags = clk_divider_flags; in tegra_clk_register_divider()
134 tegra_clk_register_divider(const char *name, const char *parent_name, void __iomem *reg, unsigned long flags, u8 clk_divider_flags, u8 shift, u8 width, u8 frac_width, spinlock_t *lock) tegra_clk_register_divider() argument
H A Dclk.h136 unsigned long flags, u8 clk_divider_flags, u8 shift, u8 width,
/kernel/linux/linux-6.6/drivers/clk/tegra/
H A Dclk-divider.c136 unsigned long flags, u8 clk_divider_flags, u8 shift, u8 width, in tegra_clk_register_divider()
161 divider->flags = clk_divider_flags; in tegra_clk_register_divider()
134 tegra_clk_register_divider(const char *name, const char *parent_name, void __iomem *reg, unsigned long flags, u8 clk_divider_flags, u8 shift, u8 width, u8 frac_width, spinlock_t *lock) tegra_clk_register_divider() argument
/kernel/linux/linux-6.6/drivers/clk/xilinx/
H A Dclk-xlnx-clock-wizard.c450 u8 clk_divider_flags, in clk_wzrd_register_divf()
475 div->flags = clk_divider_flags; in clk_wzrd_register_divf()
493 u8 clk_divider_flags, in clk_wzrd_register_divider()
507 if (clk_divider_flags & CLK_DIVIDER_READ_ONLY) in clk_wzrd_register_divider()
521 div->flags = clk_divider_flags; in clk_wzrd_register_divider()
444 clk_wzrd_register_divf(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *base, u16 offset, u8 shift, u8 width, u8 clk_divider_flags, u32 div_type, spinlock_t *lock) clk_wzrd_register_divf() argument
487 clk_wzrd_register_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *base, u16 offset, u8 shift, u8 width, u8 clk_divider_flags, u32 div_type, spinlock_t *lock) clk_wzrd_register_divider() argument
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt8167-apmixedsys.c84 .clk_divider_flags = _flag, \
H A Dclk-mtk.h192 unsigned char clk_divider_flags; member
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mtk.h186 unsigned char clk_divider_flags; member
H A Dclk-mtk.c277 mcd->div_width, mcd->clk_divider_flags, lock); in mtk_clk_register_dividers()
H A Dclk-mt8167.c694 .clk_divider_flags = _flag, \
/kernel/linux/linux-5.10/drivers/clk/ti/
H A Dadpll.c247 u8 clk_divider_flags) in ti_adpll_init_divider()
259 reg, shift, width, clk_divider_flags, in ti_adpll_init_divider()
241 ti_adpll_init_divider(struct ti_adpll_data *d, enum ti_adpll_clocks index, int output_index, char *name, struct clk *parent_clock, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags) ti_adpll_init_divider() argument
/kernel/linux/linux-6.6/drivers/clk/ti/
H A Dadpll.c238 u8 clk_divider_flags) in ti_adpll_init_divider()
250 reg, shift, width, clk_divider_flags, in ti_adpll_init_divider()
232 ti_adpll_init_divider(struct ti_adpll_data *d, enum ti_adpll_clocks index, int output_index, char *name, struct clk *parent_clock, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags) ti_adpll_init_divider() argument

Completed in 25 milliseconds

12