Home
last modified time | relevance | path

Searched refs:channel_readl (Results 1 - 19 of 19) sorted by relevance

/kernel/linux/linux-5.10/drivers/dma/
H A Dat_hdmac_regs.h268 #define channel_readl(atchan, name) \ macro
368 channel_readl(atchan, SADDR), in vdbg_dump_regs()
369 channel_readl(atchan, DADDR), in vdbg_dump_regs()
370 channel_readl(atchan, CTRLA), in vdbg_dump_regs()
371 channel_readl(atchan, CTRLB), in vdbg_dump_regs()
372 channel_readl(atchan, CFG), in vdbg_dump_regs()
373 channel_readl(atchan, DSCR)); in vdbg_dump_regs()
H A Dat_hdmac.c219 channel_readl(atchan, SADDR), in atc_dostart()
220 channel_readl(atchan, DADDR), in atc_dostart()
221 channel_readl(atchan, CTRLA), in atc_dostart()
222 channel_readl(atchan, CTRLB), in atc_dostart()
223 channel_readl(atchan, DSCR)); in atc_dostart()
370 dscr = channel_readl(atchan, DSCR); in atc_get_bytes_left()
372 ctrla = channel_readl(atchan, CTRLA); in atc_get_bytes_left()
377 new_dscr = channel_readl(atchan, DSCR); in atc_get_bytes_left()
397 ctrla = channel_readl(atchan, CTRLA); in atc_get_bytes_left()
421 ctrla = channel_readl(atcha in atc_get_bytes_left()
[all...]
H A Dtxx9dmac.c51 #define channel_readl(dc, name) \ macro
339 if (channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT) { in txx9dmac_dostart()
611 csr = channel_readl(dc, CSR); in txx9dmac_chan_tasklet()
629 channel_readl(dc, CSR)); in txx9dmac_chan_interrupt()
656 csr = channel_readl(dc, CSR); in txx9dmac_tasklet()
953 if (!(channel_readl(dc, CSR) & TXX9_DMA_CSR_CHNEN) && in txx9dmac_chain_dynamic()
994 if (channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT) { in txx9dmac_alloc_chan_resources()
1056 BUG_ON(channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT); in txx9dmac_free_chan_resources()
H A Didma64.c346 u32 ctlhi = channel_readl(idma64c, CTL_HI); in idma64_active_desc_size()
419 cfglo = channel_readl(idma64c, CFG_LO); in idma64_chan_deactivate()
428 cfglo = channel_readl(idma64c, CFG_LO); in idma64_chan_deactivate()
436 cfglo = channel_readl(idma64c, CFG_LO); in idma64_chan_activate()
H A Dpch_dma.c110 #define channel_readl(pdc, name) \ macro
752 pd->ch_regs[i].dev_addr = channel_readl(pd_chan, DEV_ADDR); in pch_dma_save_regs()
753 pd->ch_regs[i].mem_addr = channel_readl(pd_chan, MEM_ADDR); in pch_dma_save_regs()
754 pd->ch_regs[i].size = channel_readl(pd_chan, SIZE); in pch_dma_save_regs()
755 pd->ch_regs[i].next = channel_readl(pd_chan, NEXT); in pch_dma_save_regs()
H A Didma64.h162 #define channel_readl(idma64c, reg) \ macro
/kernel/linux/linux-5.10/drivers/dma/dw/
H A Didma32.c34 u32 cfglo = channel_readl(dwc, CFG_LO); in idma32_suspend_chan()
44 u32 cfglo = channel_readl(dwc, CFG_LO); in idma32_resume_chan()
H A Ddw.c34 u32 cfglo = channel_readl(dwc, CFG_LO); in dw_dma_suspend_chan()
41 u32 cfglo = channel_readl(dwc, CFG_LO); in dw_dma_resume_chan()
H A Dcore.c134 channel_readl(dwc, SAR), in dwc_dump_chan_regs()
135 channel_readl(dwc, DAR), in dwc_dump_chan_regs()
136 channel_readl(dwc, LLP), in dwc_dump_chan_regs()
137 channel_readl(dwc, CTL_HI), in dwc_dump_chan_regs()
138 channel_readl(dwc, CTL_LO)); in dwc_dump_chan_regs()
294 u32 ctlhi = channel_readl(dwc, CTL_HI); in dwc_get_sent()
295 u32 ctllo = channel_readl(dwc, CTL_LO); in dwc_get_sent()
309 llp = channel_readl(dwc, LLP); in dwc_scan_descriptors()
811 while (!(channel_readl(dwc, CFG_LO) & DWC_CFGL_FIFO_EMPTY) && count--) in dwc_chan_pause()
H A Dregs.h303 #define channel_readl(dwc, name) \ macro
/kernel/linux/linux-6.6/drivers/dma/dw/
H A Ddw.c34 u32 cfglo = channel_readl(dwc, CFG_LO); in dw_dma_suspend_chan()
41 u32 cfglo = channel_readl(dwc, CFG_LO); in dw_dma_resume_chan()
H A Dcore.c131 channel_readl(dwc, SAR), in dwc_dump_chan_regs()
132 channel_readl(dwc, DAR), in dwc_dump_chan_regs()
133 channel_readl(dwc, LLP), in dwc_dump_chan_regs()
134 channel_readl(dwc, CTL_HI), in dwc_dump_chan_regs()
135 channel_readl(dwc, CTL_LO)); in dwc_dump_chan_regs()
291 u32 ctlhi = channel_readl(dwc, CTL_HI); in dwc_get_sent()
292 u32 ctllo = channel_readl(dwc, CTL_LO); in dwc_get_sent()
306 llp = channel_readl(dwc, LLP); in dwc_scan_descriptors()
808 while (!(channel_readl(dwc, CFG_LO) & DWC_CFGL_FIFO_EMPTY) && count--) in dwc_chan_pause()
H A Didma32.c163 u32 cfglo = channel_readl(dwc, CFG_LO); in idma32_suspend_chan()
173 u32 cfglo = channel_readl(dwc, CFG_LO); in idma32_resume_chan()
H A Dregs.h303 #define channel_readl(dwc, name) \ macro
/kernel/linux/linux-6.6/drivers/dma/
H A Dat_hdmac.c289 #define channel_readl(atchan, name) \ macro
394 channel_readl(atchan, SADDR), in vdbg_dump_regs()
395 channel_readl(atchan, DADDR), in vdbg_dump_regs()
396 channel_readl(atchan, CTRLA), in vdbg_dump_regs()
397 channel_readl(atchan, CTRLB), in vdbg_dump_regs()
398 channel_readl(atchan, CFG), in vdbg_dump_regs()
399 channel_readl(atchan, DSCR)); in vdbg_dump_regs()
676 dscr = channel_readl(atchan, DSCR); in atc_get_llis_residue()
678 ctrla = channel_readl(atchan, CTRLA); in atc_get_llis_residue()
683 new_dscr = channel_readl(atcha in atc_get_llis_residue()
[all...]
H A Dtxx9dmac.c51 #define channel_readl(dc, name) \ macro
339 if (channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT) { in txx9dmac_dostart()
611 csr = channel_readl(dc, CSR); in txx9dmac_chan_tasklet()
629 channel_readl(dc, CSR)); in txx9dmac_chan_interrupt()
656 csr = channel_readl(dc, CSR); in txx9dmac_tasklet()
953 if (!(channel_readl(dc, CSR) & TXX9_DMA_CSR_CHNEN) && in txx9dmac_chain_dynamic()
994 if (channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT) { in txx9dmac_alloc_chan_resources()
1056 BUG_ON(channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT); in txx9dmac_free_chan_resources()
H A Didma64.c350 u32 ctlhi = channel_readl(idma64c, CTL_HI); in idma64_active_desc_size()
423 cfglo = channel_readl(idma64c, CFG_LO); in idma64_chan_deactivate()
432 cfglo = channel_readl(idma64c, CFG_LO); in idma64_chan_deactivate()
440 cfglo = channel_readl(idma64c, CFG_LO); in idma64_chan_activate()
H A Dpch_dma.c110 #define channel_readl(pdc, name) \ macro
752 pd->ch_regs[i].dev_addr = channel_readl(pd_chan, DEV_ADDR); in pch_dma_save_regs()
753 pd->ch_regs[i].mem_addr = channel_readl(pd_chan, MEM_ADDR); in pch_dma_save_regs()
754 pd->ch_regs[i].size = channel_readl(pd_chan, SIZE); in pch_dma_save_regs()
755 pd->ch_regs[i].next = channel_readl(pd_chan, NEXT); in pch_dma_save_regs()
H A Didma64.h162 #define channel_readl(idma64c, reg) \ macro

Completed in 22 milliseconds