Home
last modified time | relevance | path

Searched refs:cfg0_offs (Results 1 - 5 of 5) sorted by relevance

/kernel/linux/linux-6.6/drivers/clk/sifive/
H A Dfu740-prci.h19 .cfg0_offs = PRCI_COREPLLCFG0_OFFSET,
26 .cfg0_offs = PRCI_DDRPLLCFG0_OFFSET,
31 .cfg0_offs = PRCI_GEMGXLPLLCFG0_OFFSET,
36 .cfg0_offs = PRCI_DVFSCOREPLLCFG0_OFFSET,
43 .cfg0_offs = PRCI_HFPCLKPLLCFG0_OFFSET,
50 .cfg0_offs = PRCI_CLTXPLLCFG0_OFFSET,
H A Dfu540-prci.h32 .cfg0_offs = PRCI_COREPLLCFG0_OFFSET,
39 .cfg0_offs = PRCI_DDRPLLCFG0_OFFSET,
44 .cfg0_offs = PRCI_GEMGXLPLLCFG0_OFFSET,
H A Dsifive-prci.c130 __prci_wrpll_unpack(&pwd->c, __prci_readl(pd, pwd->cfg0_offs)); in __prci_wrpll_read_cfg0()
151 __prci_writel(__prci_wrpll_pack(c), pwd->cfg0_offs, pd); in __prci_wrpll_write_cfg0()
H A Dsifive-prci.h236 * @cfg0_offs: WRPLL CFG0 register offset (in bytes) from the PRCI base address
247 u8 cfg0_offs; member
/kernel/linux/linux-5.10/drivers/clk/sifive/
H A Dfu540-prci.c155 * @cfg0_offs: WRPLL CFG0 register offset (in bytes) from the PRCI base address
165 u8 cfg0_offs; member
306 __prci_wrpll_unpack(&pwd->c, __prci_readl(pd, pwd->cfg0_offs)); in __prci_wrpll_read_cfg()
327 __prci_writel(__prci_wrpll_pack(c), pwd->cfg0_offs, pd); in __prci_wrpll_write_cfg()
467 .cfg0_offs = PRCI_COREPLLCFG0_OFFSET,
473 .cfg0_offs = PRCI_DDRPLLCFG0_OFFSET,
477 .cfg0_offs = PRCI_GEMGXLPLLCFG0_OFFSET,

Completed in 3 milliseconds