Home
last modified time | relevance | path

Searched refs:bootcr (Results 1 - 4 of 4) sorted by relevance

/kernel/linux/linux-5.10/arch/mips/ar7/
H A Dclock.c160 u32 *bootcr, u32 bus_clock) in tnetd7300_get_clock()
171 switch ((*bootcr & (BOOT_PLL_SOURCE_MASK << shift)) >> shift) { in tnetd7300_get_clock()
186 if (*bootcr & BOOT_PLL_BYPASS) in tnetd7300_get_clock()
206 u32 *bootcr, u32 frequency) in tnetd7300_set_clock()
211 switch ((*bootcr & (BOOT_PLL_SOURCE_MASK << shift)) >> shift) { in tnetd7300_set_clock()
239 u32 *bootcr = (u32 *)ioremap(AR7_REGS_DCL, 4); in tnetd7300_init_clocks() local
245 &clocks->bus, bootcr, AR7_AFE_CLOCK); in tnetd7300_init_clocks()
247 if (*bootcr & BOOT_PLL_ASYNC_MODE) in tnetd7300_init_clocks()
249 &clocks->cpu, bootcr, AR7_AFE_CLOCK); in tnetd7300_init_clocks()
255 bootcr, dsp_cl in tnetd7300_init_clocks()
159 tnetd7300_get_clock(u32 shift, struct tnetd7300_clock *clock, u32 *bootcr, u32 bus_clock) tnetd7300_get_clock() argument
205 tnetd7300_set_clock(u32 shift, struct tnetd7300_clock *clock, u32 *bootcr, u32 frequency) tnetd7300_set_clock() argument
295 tnetd7200_get_clock_base(int clock_id, u32 *bootcr) tnetd7200_get_clock_base() argument
323 u32 *bootcr = (u32 *)ioremap(AR7_REGS_DCL, 4); tnetd7200_init_clocks() local
[all...]
H A Dplatform.c640 void __iomem *bootcr; in ar7_register_devices() local
705 bootcr = ioremap(AR7_REGS_DCL, 4); in ar7_register_devices()
706 val = readl(bootcr); in ar7_register_devices()
707 iounmap(bootcr); in ar7_register_devices()
/kernel/linux/linux-6.6/arch/mips/ar7/
H A Dclock.c162 u32 *bootcr, u32 bus_clock) in tnetd7300_get_clock()
173 switch ((*bootcr & (BOOT_PLL_SOURCE_MASK << shift)) >> shift) { in tnetd7300_get_clock()
188 if (*bootcr & BOOT_PLL_BYPASS) in tnetd7300_get_clock()
208 u32 *bootcr, u32 frequency) in tnetd7300_set_clock()
213 switch ((*bootcr & (BOOT_PLL_SOURCE_MASK << shift)) >> shift) { in tnetd7300_set_clock()
241 u32 *bootcr = (u32 *)ioremap(AR7_REGS_DCL, 4); in tnetd7300_init_clocks() local
249 &clocks->bus, bootcr, AR7_AFE_CLOCK); in tnetd7300_init_clocks()
251 if (*bootcr & BOOT_PLL_ASYNC_MODE) in tnetd7300_init_clocks()
253 &clocks->cpu, bootcr, AR7_AFE_CLOCK); in tnetd7300_init_clocks()
260 bootcr, dsp_cl in tnetd7300_init_clocks()
161 tnetd7300_get_clock(u32 shift, struct tnetd7300_clock *clock, u32 *bootcr, u32 bus_clock) tnetd7300_get_clock() argument
207 tnetd7300_set_clock(u32 shift, struct tnetd7300_clock *clock, u32 *bootcr, u32 frequency) tnetd7300_set_clock() argument
305 tnetd7200_get_clock_base(int clock_id, u32 *bootcr) tnetd7200_get_clock_base() argument
333 u32 *bootcr = (u32 *)ioremap(AR7_REGS_DCL, 4); tnetd7200_init_clocks() local
[all...]
H A Dplatform.c640 void __iomem *bootcr; in ar7_register_devices() local
705 bootcr = ioremap(AR7_REGS_DCL, 4); in ar7_register_devices()
706 val = readl(bootcr); in ar7_register_devices()
707 iounmap(bootcr); in ar7_register_devices()

Completed in 3 milliseconds