Home
last modified time | relevance | path

Searched refs:_pin (Results 1 - 25 of 38) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/pinctrl/pxa/
H A Dpinctrl-pxa2xx.h17 #define PXA_PIN(_pin, funcs...) \
19 .pin = _pin, \
24 #define PXA_GPIO_PIN(_pin, funcs...) \
26 .pin = _pin, \
33 #define PXA_GPIO_ONLY_PIN(_pin) \
35 .pin = _pin, \
/kernel/linux/linux-6.6/drivers/pinctrl/pxa/
H A Dpinctrl-pxa2xx.h17 #define PXA_PIN(_pin, funcs...) \
19 .pin = _pin, \
24 #define PXA_GPIO_PIN(_pin, funcs...) \
26 .pin = _pin, \
33 #define PXA_GPIO_ONLY_PIN(_pin) \
35 .pin = _pin, \
/kernel/linux/linux-5.10/drivers/pinctrl/stm32/
H A Dpinctrl-stm32.h38 #define STM32_PIN(_pin, ...) \
40 .pin = _pin, \
45 #define STM32_PIN_PKG(_pin, _pkg, ...) \
47 .pin = _pin, \
/kernel/linux/linux-6.6/drivers/pinctrl/stm32/
H A Dpinctrl-stm32.h42 #define STM32_PIN(_pin, ...) \
44 .pin = _pin, \
49 #define STM32_PIN_PKG(_pin, _pkg, ...) \
51 .pin = _pin, \
/kernel/linux/linux-5.10/drivers/pinctrl/mediatek/
H A Dpinctrl-mtk-common.h41 #define MTK_PIN(_pin, _pad, _chip, _eint, ...) \
43 .pin = _pin, \
109 #define MTK_PIN_DRV_GRP(_pin, _offset, _bit, _grp) \
111 .pin = _pin, \
134 #define MTK_PIN_PUPD_SPEC_SR(_pin, _offset, _pupd, _r1, _r0) \
136 .pin = _pin, \
/kernel/linux/linux-6.6/drivers/pinctrl/mediatek/
H A Dpinctrl-mtk-common.h41 #define MTK_PIN(_pin, _pad, _chip, _eint, ...) \
43 .pin = _pin, \
109 #define MTK_PIN_DRV_GRP(_pin, _offset, _bit, _grp) \
111 .pin = _pin, \
134 #define MTK_PIN_PUPD_SPEC_SR(_pin, _offset, _pupd, _r1, _r0) \
136 .pin = _pin, \
/kernel/linux/linux-6.6/drivers/pinctrl/renesas/
H A Dpinctrl.c542 static bool sh_pfc_pinconf_validate(struct sh_pfc *pfc, unsigned int _pin, in sh_pfc_pinconf_validate() argument
545 int idx = sh_pfc_get_pin_index(pfc, _pin); in sh_pfc_pinconf_validate()
569 static int sh_pfc_pinconf_get(struct pinctrl_dev *pctldev, unsigned _pin, in sh_pfc_pinconf_get() argument
578 if (!sh_pfc_pinconf_validate(pfc, _pin, param)) in sh_pfc_pinconf_get()
591 bias = pfc->info->ops->get_bias(pfc, _pin); in sh_pfc_pinconf_get()
604 ret = sh_pfc_pinconf_get_drive_strength(pfc, _pin); in sh_pfc_pinconf_get()
613 int idx = sh_pfc_get_pin_index(pfc, _pin); in sh_pfc_pinconf_get()
622 bit = pfc->info->ops->pin_to_pocctrl(_pin, &pocctrl); in sh_pfc_pinconf_get()
623 if (WARN(bit < 0, "invalid pin %#x", _pin)) in sh_pfc_pinconf_get()
644 static int sh_pfc_pinconf_set(struct pinctrl_dev *pctldev, unsigned _pin, in sh_pfc_pinconf_set() argument
[all...]
H A Dsh_pfc.h615 #define _GP_GPIO(bank, _pin, _name, sfx, cfg) { \
616 .pin = (bank * 32) + _pin, \
670 #define PINMUX_GPIO(_pin) \
671 [GPIO_##_pin] = { \
673 .name = __stringify(GPIO_##_pin), \
674 .enum_id = _pin##_DATA, \
678 #define SH_PFC_PIN_CFG(_pin, cfgs) { \
679 .pin = _pin, \
680 .name = __stringify(PORT##_pin), \
681 .enum_id = PORT##_pin##_DAT
[all...]
H A Dpinctrl-rzv2m.c458 unsigned int _pin, in rzv2m_pinctrl_pinconf_get()
463 const struct pinctrl_pin_desc *pin = &pctrl->desc.pins[_pin]; in rzv2m_pinctrl_pinconf_get()
480 port = RZV2M_PIN_ID_TO_PORT(_pin); in rzv2m_pinctrl_pinconf_get()
481 bit = RZV2M_PIN_ID_TO_PIN(_pin); in rzv2m_pinctrl_pinconf_get()
483 if (rzv2m_validate_gpio_pin(pctrl, *pin_data, RZV2M_PIN_ID_TO_PORT(_pin), bit)) in rzv2m_pinctrl_pinconf_get()
561 unsigned int _pin, in rzv2m_pinctrl_pinconf_set()
566 const struct pinctrl_pin_desc *pin = &pctrl->desc.pins[_pin]; in rzv2m_pinctrl_pinconf_set()
584 port = RZV2M_PIN_ID_TO_PORT(_pin); in rzv2m_pinctrl_pinconf_set()
585 bit = RZV2M_PIN_ID_TO_PIN(_pin); in rzv2m_pinctrl_pinconf_set()
587 if (rzv2m_validate_gpio_pin(pctrl, *pin_data, RZV2M_PIN_ID_TO_PORT(_pin), bi in rzv2m_pinctrl_pinconf_set()
457 rzv2m_pinctrl_pinconf_get(struct pinctrl_dev *pctldev, unsigned int _pin, unsigned long *config) rzv2m_pinctrl_pinconf_get() argument
560 rzv2m_pinctrl_pinconf_set(struct pinctrl_dev *pctldev, unsigned int _pin, unsigned long *_configs, unsigned int num_configs) rzv2m_pinctrl_pinconf_set() argument
[all...]
H A Dpinctrl-rzg2l.c518 unsigned int _pin, in rzg2l_pinctrl_pinconf_get()
523 const struct pinctrl_pin_desc *pin = &pctrl->desc.pins[_pin]; in rzg2l_pinctrl_pinconf_get()
541 port_offset = RZG2L_PIN_ID_TO_PORT_OFFSET(_pin); in rzg2l_pinctrl_pinconf_get()
542 bit = RZG2L_PIN_ID_TO_PIN(_pin); in rzg2l_pinctrl_pinconf_get()
544 if (rzg2l_validate_gpio_pin(pctrl, *pin_data, RZG2L_PIN_ID_TO_PORT(_pin), bit)) in rzg2l_pinctrl_pinconf_get()
608 unsigned int _pin, in rzg2l_pinctrl_pinconf_set()
613 const struct pinctrl_pin_desc *pin = &pctrl->desc.pins[_pin]; in rzg2l_pinctrl_pinconf_set()
632 port_offset = RZG2L_PIN_ID_TO_PORT_OFFSET(_pin); in rzg2l_pinctrl_pinconf_set()
633 bit = RZG2L_PIN_ID_TO_PIN(_pin); in rzg2l_pinctrl_pinconf_set()
635 if (rzg2l_validate_gpio_pin(pctrl, *pin_data, RZG2L_PIN_ID_TO_PORT(_pin), bi in rzg2l_pinctrl_pinconf_set()
517 rzg2l_pinctrl_pinconf_get(struct pinctrl_dev *pctldev, unsigned int _pin, unsigned long *config) rzg2l_pinctrl_pinconf_get() argument
607 rzg2l_pinctrl_pinconf_set(struct pinctrl_dev *pctldev, unsigned int _pin, unsigned long *_configs, unsigned int num_configs) rzg2l_pinctrl_pinconf_set() argument
[all...]
/kernel/linux/linux-5.10/drivers/pinctrl/renesas/
H A Dpinctrl.c569 static bool sh_pfc_pinconf_validate(struct sh_pfc *pfc, unsigned int _pin, in sh_pfc_pinconf_validate() argument
572 int idx = sh_pfc_get_pin_index(pfc, _pin); in sh_pfc_pinconf_validate()
596 static int sh_pfc_pinconf_get(struct pinctrl_dev *pctldev, unsigned _pin, in sh_pfc_pinconf_get() argument
605 if (!sh_pfc_pinconf_validate(pfc, _pin, param)) in sh_pfc_pinconf_get()
618 bias = pfc->info->ops->get_bias(pfc, _pin); in sh_pfc_pinconf_get()
631 ret = sh_pfc_pinconf_get_drive_strength(pfc, _pin); in sh_pfc_pinconf_get()
646 bit = pfc->info->ops->pin_to_pocctrl(pfc, _pin, &pocctrl); in sh_pfc_pinconf_get()
647 if (WARN(bit < 0, "invalid pin %#x", _pin)) in sh_pfc_pinconf_get()
666 static int sh_pfc_pinconf_set(struct pinctrl_dev *pctldev, unsigned _pin, in sh_pfc_pinconf_set() argument
678 if (!sh_pfc_pinconf_validate(pfc, _pin, para in sh_pfc_pinconf_set()
[all...]
H A Dsh_pfc.h602 #define _GP_GPIO(bank, _pin, _name, sfx, cfg) \
604 .pin = (bank * 32) + _pin, \
658 #define PINMUX_GPIO(_pin) \
659 [GPIO_##_pin] = { \
661 .name = __stringify(GPIO_##_pin), \
662 .enum_id = _pin##_DATA, \
666 #define SH_PFC_PIN_CFG(_pin, cfgs) \
668 .pin = _pin, \
669 .name = __stringify(PORT##_pin), \
670 .enum_id = PORT##_pin##_DAT
[all...]
/kernel/linux/linux-6.6/drivers/pinctrl/sunxi/
H A Dpinctrl-sunxi.h183 #define SUNXI_PIN(_pin, ...) \
185 .pin = _pin, \
190 #define SUNXI_PIN_VARIANT(_pin, _variant, ...) \
192 .pin = _pin, \
/kernel/linux/linux-5.10/drivers/pinctrl/visconti/
H A Dpinctrl-common.h26 #define VISCONTI_PIN(_pin, dsel, d_sh, pude, pudsel, p_sh) \
28 .pin = _pin, \
H A Dpinctrl-common.c37 unsigned int _pin, in visconti_pin_config_set()
42 const struct visconti_desc_pin *pin = &priv->devdata->pins[_pin]; in visconti_pin_config_set()
49 dev_dbg(priv->dev, "%s: pin = %d (%s)\n", __func__, _pin, pin->pin.name); in visconti_pin_config_set()
36 visconti_pin_config_set(struct pinctrl_dev *pctldev, unsigned int _pin, unsigned long *configs, unsigned int num_configs) visconti_pin_config_set() argument
/kernel/linux/linux-6.6/drivers/pinctrl/visconti/
H A Dpinctrl-common.h26 #define VISCONTI_PIN(_pin, dsel, d_sh, pude, pudsel, p_sh) \
28 .pin = _pin, \
H A Dpinctrl-common.c37 unsigned int _pin, in visconti_pin_config_set()
42 const struct visconti_desc_pin *pin = &priv->devdata->pins[_pin]; in visconti_pin_config_set()
49 dev_dbg(priv->dev, "%s: pin = %d (%s)\n", __func__, _pin, pin->pin.name); in visconti_pin_config_set()
36 visconti_pin_config_set(struct pinctrl_dev *pctldev, unsigned int _pin, unsigned long *configs, unsigned int num_configs) visconti_pin_config_set() argument
/kernel/linux/linux-6.6/rust/kernel/sync/
H A Dcondvar.rs81 _pin: PhantomPinned,
97 _pin: PhantomPinned, in new()
H A Dlock.rs87 _pin: PhantomPinned,
106 _pin: PhantomPinned, in new()
/kernel/linux/linux-6.6/rust/kernel/
H A Dtypes.rs211 _pin: PhantomPinned,
219 _pin: PhantomPinned,
227 _pin: PhantomPinned,
/kernel/linux/linux-5.10/drivers/pinctrl/sunxi/
H A Dpinctrl-sunxi.h175 #define SUNXI_PIN(_pin, ...) \
177 .pin = _pin, \
182 #define SUNXI_PIN_VARIANT(_pin, _variant, ...) \
184 .pin = _pin, \
/kernel/linux/linux-5.10/drivers/pinctrl/
H A Dpinctrl-pistachio.c634 #define PIN_GROUP(_pin, _name) \
637 .pin = PISTACHIO_PIN_##_pin, \
648 #define MFIO_PIN_GROUP(_pin, _func) \
650 .name = "mfio" #_pin, \
651 .pin = PISTACHIO_PIN_MFIO(_pin), \
662 #define MFIO_MUX_PIN_GROUP(_pin, _f0, _f1, _f2, _reg, _shift, _mask) \
664 .name = "mfio" #_pin, \
665 .pin = PISTACHIO_PIN_MFIO(_pin), \
/kernel/linux/linux-6.6/drivers/pinctrl/
H A Dpinctrl-pistachio.c635 #define PIN_GROUP(_pin, _name) \
638 .pin = PISTACHIO_PIN_##_pin, \
649 #define MFIO_PIN_GROUP(_pin, _func) \
651 .name = "mfio" #_pin, \
652 .pin = PISTACHIO_PIN_MFIO(_pin), \
663 #define MFIO_MUX_PIN_GROUP(_pin, _f0, _f1, _f2, _reg, _shift, _mask) \
665 .name = "mfio" #_pin, \
666 .pin = PISTACHIO_PIN_MFIO(_pin), \
/kernel/linux/linux-5.10/drivers/pinctrl/cirrus/
H A Dpinctrl-lochnagar.c51 static const struct lochnagar_pin lochnagar##REV##_##ID##_pin = { \
57 static const struct lochnagar_pin lochnagar##REV##_##ID##_pin = \
70 static const struct lochnagar_pin lochnagar1_##ID##_pin = \
79 static const struct lochnagar_pin lochnagar2_##ID##_pin = \
92 .name = lochnagar##REV##_##ID##_pin.name, \
93 .drv_data = (void *)&lochnagar##REV##_##ID##_pin, \
441 LN_FUNC(lochnagar##REV##_##ID##_pin.name, PIN, OP)
606 .name = lochnagar##REV##_##ID##_pin.name, \
/kernel/linux/linux-6.6/drivers/pinctrl/cirrus/
H A Dpinctrl-lochnagar.c53 static const struct lochnagar_pin lochnagar##REV##_##ID##_pin = { \
59 static const struct lochnagar_pin lochnagar##REV##_##ID##_pin = \
72 static const struct lochnagar_pin lochnagar1_##ID##_pin = \
81 static const struct lochnagar_pin lochnagar2_##ID##_pin = \
94 .name = lochnagar##REV##_##ID##_pin.name, \
95 .drv_data = (void *)&lochnagar##REV##_##ID##_pin, \
443 LN_FUNC(lochnagar##REV##_##ID##_pin.name, PIN, OP)
608 .name = lochnagar##REV##_##ID##_pin.name, \

Completed in 27 milliseconds

12