Home
last modified time | relevance | path

Searched refs:_bit (Results 1 - 25 of 93) sorted by relevance

1234

/kernel/linux/linux-5.10/drivers/reset/sti/
H A Dreset-stih407.c18 #define STIH407_PDN_0(_bit) \
19 _SYSCFG_RST_CH(stih407_core, SYSCFG_5000, _bit, SYSSTAT_5500, _bit)
20 #define STIH407_PDN_1(_bit) \
21 _SYSCFG_RST_CH(stih407_core, SYSCFG_5001, _bit, SYSSTAT_5501, _bit)
22 #define STIH407_PDN_ETH(_bit, _stat) \
23 _SYSCFG_RST_CH(stih407_sbc_reg, SYSCFG_4032, _bit, SYSSTAT_4520, _stat)
57 #define STIH407_SRST_CORE(_reg, _bit) \
58 _SYSCFG_RST_CH_NO_ACK(stih407_core, _reg, _bit)
[all...]
/kernel/linux/linux-6.6/drivers/reset/sti/
H A Dreset-stih407.c18 #define STIH407_PDN_0(_bit) \
19 _SYSCFG_RST_CH(stih407_core, SYSCFG_5000, _bit, SYSSTAT_5500, _bit)
20 #define STIH407_PDN_1(_bit) \
21 _SYSCFG_RST_CH(stih407_core, SYSCFG_5001, _bit, SYSSTAT_5501, _bit)
22 #define STIH407_PDN_ETH(_bit, _stat) \
23 _SYSCFG_RST_CH(stih407_sbc_reg, SYSCFG_4032, _bit, SYSSTAT_4520, _stat)
57 #define STIH407_SRST_CORE(_reg, _bit) \
58 _SYSCFG_RST_CH_NO_ACK(stih407_core, _reg, _bit)
[all...]
/kernel/linux/linux-6.6/sound/soc/mediatek/mt8188/
H A Dmt8188-audsys-clk.c28 #define GATE_AFE_FLAGS(_id, _name, _parent, _reg, _bit, _flags, _cgflags) {\
33 .bit = _bit, \
38 #define GATE_AFE(_id, _name, _parent, _reg, _bit) \
39 GATE_AFE_FLAGS(_id, _name, _parent, _reg, _bit, \
42 #define GATE_AUD0(_id, _name, _parent, _bit) \
43 GATE_AFE(_id, _name, _parent, AUDIO_TOP_CON0, _bit)
45 #define GATE_AUD1(_id, _name, _parent, _bit) \
46 GATE_AFE(_id, _name, _parent, AUDIO_TOP_CON1, _bit)
48 #define GATE_AUD3(_id, _name, _parent, _bit) \
49 GATE_AFE(_id, _name, _parent, AUDIO_TOP_CON3, _bit)
[all...]
/kernel/linux/linux-6.6/sound/soc/mediatek/mt8195/
H A Dmt8195-audsys-clk.c28 #define GATE_AFE_FLAGS(_id, _name, _parent, _reg, _bit, _flags, _cgflags) {\
33 .bit = _bit, \
38 #define GATE_AFE(_id, _name, _parent, _reg, _bit) \
39 GATE_AFE_FLAGS(_id, _name, _parent, _reg, _bit, \
42 #define GATE_AUD0(_id, _name, _parent, _bit) \
43 GATE_AFE(_id, _name, _parent, AUDIO_TOP_CON0, _bit)
45 #define GATE_AUD1(_id, _name, _parent, _bit) \
46 GATE_AFE(_id, _name, _parent, AUDIO_TOP_CON1, _bit)
48 #define GATE_AUD3(_id, _name, _parent, _bit) \
49 GATE_AFE(_id, _name, _parent, AUDIO_TOP_CON3, _bit)
[all...]
/kernel/linux/linux-6.6/sound/soc/mediatek/mt8186/
H A Dmt8186-audsys-clk.c27 #define GATE_AFE_FLAGS(_id, _name, _parent, _reg, _bit, _flags, _cgflags) {\
32 .bit = _bit, \
37 #define GATE_AFE(_id, _name, _parent, _reg, _bit) \
38 GATE_AFE_FLAGS(_id, _name, _parent, _reg, _bit, \
41 #define GATE_AUD0(_id, _name, _parent, _bit) \
42 GATE_AFE(_id, _name, _parent, AUDIO_TOP_CON0, _bit)
44 #define GATE_AUD1(_id, _name, _parent, _bit) \
45 GATE_AFE(_id, _name, _parent, AUDIO_TOP_CON1, _bit)
47 #define GATE_AUD2(_id, _name, _parent, _bit) \
48 GATE_AFE(_id, _name, _parent, AUDIO_TOP_CON2, _bit)
[all...]
/kernel/linux/linux-5.10/drivers/clk/meson/
H A Dclk-regmap.h117 #define __MESON_PCLK(_name, _reg, _bit, _ops, _pname) \
121 .bit_idx = (_bit), \
132 #define MESON_PCLK(_name, _reg, _bit, _pname) \
133 __MESON_PCLK(_name, _reg, _bit, &clk_regmap_gate_ops, _pname)
135 #define MESON_PCLK_RO(_name, _reg, _bit, _pname) \
136 __MESON_PCLK(_name, _reg, _bit, &clk_regmap_gate_ro_ops, _pname)
/kernel/linux/linux-6.6/drivers/clk/meson/
H A Dclk-regmap.h117 #define __MESON_PCLK(_name, _reg, _bit, _ops, _pname) \
121 .bit_idx = (_bit), \
132 #define MESON_PCLK(_name, _reg, _bit, _pname) \
133 __MESON_PCLK(_name, _reg, _bit, &clk_regmap_gate_ops, _pname)
135 #define MESON_PCLK_RO(_name, _reg, _bit, _pname) \
136 __MESON_PCLK(_name, _reg, _bit, &clk_regmap_gate_ro_ops, _pname)
/kernel/linux/linux-6.6/drivers/clk/renesas/
H A Drzg2l-cpg.h186 #define DEF_MOD_BASE(_name, _id, _parent, _off, _bit, _is_coupled) \
192 .bit = (_bit), \
196 #define DEF_MOD(_name, _id, _parent, _off, _bit) \
197 DEF_MOD_BASE(_name, _id, _parent, _off, _bit, false)
199 #define DEF_COUPLED(_name, _id, _parent, _off, _bit) \
200 DEF_MOD_BASE(_name, _id, _parent, _off, _bit, true)
215 #define DEF_RST_MON(_id, _off, _bit, _monbit) \
218 .bit = (_bit), \
221 #define DEF_RST(_id, _off, _bit) \
222 DEF_RST_MON(_id, _off, _bit,
[all...]
/kernel/linux/linux-5.10/arch/arc/include/asm/
H A Dbitops.h29 static inline void op##_bit(unsigned long nr, volatile unsigned long *m)\
60 static inline int test_and_##op##_bit(unsigned long nr, volatile unsigned long *m)\
107 static inline void op##_bit(unsigned long nr, volatile unsigned long *m)\
124 static inline int test_and_##op##_bit(unsigned long nr, volatile unsigned long *m)\
146 static inline void __##op##_bit(unsigned long nr, volatile unsigned long *m) \
156 static inline int __test_and_##op##_bit(unsigned long nr, volatile unsigned long *m)\
/kernel/linux/linux-5.10/arch/xtensa/include/asm/
H A Dbitops.h102 static inline void op##_bit(unsigned int bit, volatile unsigned long *p)\
122 test_and_##op##_bit(unsigned int bit, volatile unsigned long *p) \
145 static inline void op##_bit(unsigned int bit, volatile unsigned long *p)\
166 test_and_##op##_bit(unsigned int bit, volatile unsigned long *p) \
/kernel/linux/linux-6.6/arch/xtensa/include/asm/
H A Dbitops.h102 static inline void arch_##op##_bit(unsigned int bit, volatile unsigned long *p)\
122 arch_test_and_##op##_bit(unsigned int bit, volatile unsigned long *p) \
145 static inline void arch_##op##_bit(unsigned int bit, volatile unsigned long *p)\
166 arch_test_and_##op##_bit(unsigned int bit, volatile unsigned long *p) \
/kernel/linux/linux-5.10/drivers/pinctrl/mediatek/
H A Dpinctrl-mtk-common.h109 #define MTK_PIN_DRV_GRP(_pin, _offset, _bit, _grp) \
113 .bit = _bit, \
157 #define MTK_PIN_IES_SMT_SPEC(_start, _end, _offset, _bit) \
161 .bit = _bit, \
/kernel/linux/linux-6.6/drivers/pinctrl/mediatek/
H A Dpinctrl-mtk-common.h109 #define MTK_PIN_DRV_GRP(_pin, _offset, _bit, _grp) \
113 .bit = _bit, \
157 #define MTK_PIN_IES_SMT_SPEC(_start, _end, _offset, _bit) \
161 .bit = _bit, \
/kernel/linux/linux-5.10/drivers/clk/bcm/
H A Dclk-kona.h99 #define POLICY(_offset, _bit) \
102 .bit = (_bit), \
383 #define TRIGGER(_offset, _bit) \
386 .bit = (_bit), \
442 #define CCU_LVM_EN(_offset, _bit) \
445 .bit = (_bit), \
/kernel/linux/linux-6.6/drivers/clk/bcm/
H A Dclk-kona.h91 #define POLICY(_offset, _bit) \
94 .bit = (_bit), \
375 #define TRIGGER(_offset, _bit) \
378 .bit = (_bit), \
434 #define CCU_LVM_EN(_offset, _bit) \
437 .bit = (_bit), \
/kernel/linux/linux-5.10/arch/sh/kernel/cpu/sh4a/
H A Dclock-sh7366.c108 #define DIV4(_reg, _bit, _mask, _flags) \
109 SH_CLK_DIV4(&pll_clk, _reg, _bit, _mask, _flags)
128 #define MSTP(_parent, _reg, _bit, _flags) \
129 SH_CLK_MSTP32(_parent, _reg, _bit, _flags)
H A Dclock-sh7757.c62 #define DIV4(_bit, _mask, _flags) \
63 SH_CLK_DIV4(&pll_clk, FRQCR, _bit, _mask, _flags)
H A Dclock-shx3.c61 #define DIV4(_bit, _mask, _flags) \
62 SH_CLK_DIV4(&pll_clk, FRQMR1, _bit, _mask, _flags)
/kernel/linux/linux-6.6/arch/sh/kernel/cpu/sh4a/
H A Dclock-sh7366.c108 #define DIV4(_reg, _bit, _mask, _flags) \
109 SH_CLK_DIV4(&pll_clk, _reg, _bit, _mask, _flags)
128 #define MSTP(_parent, _reg, _bit, _flags) \
129 SH_CLK_MSTP32(_parent, _reg, _bit, _flags)
/kernel/linux/linux-5.10/drivers/clk/uniphier/
H A Dclk-uniphier.h95 #define UNIPHIER_CLK_GATE(_name, _idx, _parent, _reg, _bit) \
103 .bit = (_bit), \
/kernel/linux/linux-6.6/drivers/clk/uniphier/
H A Dclk-uniphier.h95 #define UNIPHIER_CLK_GATE(_name, _idx, _parent, _reg, _bit) \
103 .bit = (_bit), \
/kernel/linux/linux-5.10/drivers/clk/mvebu/
H A Darmada-37xx-periph.c129 #define PERIPH_GATE(_name, _bit) \
132 .bit_idx = _bit, \
181 #define PERIPH_CLK_FULL_DD(_name, _bit, _shift, _reg1, _reg2, _shift1, _shift2)\
182 static PERIPH_GATE(_name, _bit); \
186 #define PERIPH_CLK_FULL(_name, _bit, _shift, _reg, _shift1, _table) \
187 static PERIPH_GATE(_name, _bit); \
191 #define PERIPH_CLK_GATE_DIV(_name, _bit, _reg, _shift, _table) \
192 static PERIPH_GATE(_name, _bit); \
/kernel/linux/linux-6.6/drivers/clk/mvebu/
H A Darmada-37xx-periph.c129 #define PERIPH_GATE(_name, _bit) \
132 .bit_idx = _bit, \
181 #define PERIPH_CLK_FULL_DD(_name, _bit, _shift, _reg1, _reg2, _shift1, _shift2)\
182 static PERIPH_GATE(_name, _bit); \
186 #define PERIPH_CLK_FULL(_name, _bit, _shift, _reg, _shift1, _table) \
187 static PERIPH_GATE(_name, _bit); \
191 #define PERIPH_CLK_GATE_DIV(_name, _bit, _reg, _shift, _table) \
192 static PERIPH_GATE(_name, _bit); \
/kernel/linux/linux-5.10/arch/sh/kernel/cpu/sh2a/
H A Dclock-sh7269.c105 #define DIV4(_reg, _bit, _mask, _flags) \
106 SH_CLK_DIV4(&pll_clk, _reg, _bit, _mask, _flags)
H A Dclock-sh7264.c77 #define DIV4(_reg, _bit, _mask, _flags) \
78 SH_CLK_DIV4(&pll_clk, _reg, _bit, _mask, _flags)

Completed in 13 milliseconds

1234