Home
last modified time | relevance | path

Searched refs:__raw_writeq (Results 1 - 25 of 115) sorted by relevance

12345

/kernel/linux/linux-5.10/arch/mips/sibyte/common/
H A Dsb_tbprof.c152 __raw_writeq(0, IOADDR(A_SCD_PERF_CNT_1)); in arm_tb()
161 __raw_writeq((scdperfcnt & ~M_SPC_CFG_SRC1) | in arm_tb()
165 __raw_writeq( in arm_tb()
171 __raw_writeq((scdperfcnt & ~M_SPC_CFG_SRC1) | in arm_tb()
178 __raw_writeq(next, IOADDR(A_SCD_PERF_CNT_1)); in arm_tb()
180 __raw_writeq(M_SCD_TRACE_CFG_RESET, IOADDR(A_SCD_TRACE_CFG)); in arm_tb()
185 __raw_writeq(tb_options, IOADDR(A_SCD_TRACE_CFG)); in arm_tb()
199 __raw_writeq(M_SCD_TRACE_CFG_START_READ, in sbprof_tb_intr()
221 __raw_writeq(M_SCD_TRACE_CFG_RESET, in sbprof_tb_intr()
232 __raw_writeq(M_SCD_TRACE_CFG_RESE in sbprof_tb_intr()
[all...]
/kernel/linux/linux-6.6/arch/mips/sibyte/common/
H A Dsb_tbprof.c152 __raw_writeq(0, IOADDR(A_SCD_PERF_CNT_1)); in arm_tb()
161 __raw_writeq((scdperfcnt & ~M_SPC_CFG_SRC1) | in arm_tb()
165 __raw_writeq( in arm_tb()
171 __raw_writeq((scdperfcnt & ~M_SPC_CFG_SRC1) | in arm_tb()
178 __raw_writeq(next, IOADDR(A_SCD_PERF_CNT_1)); in arm_tb()
180 __raw_writeq(M_SCD_TRACE_CFG_RESET, IOADDR(A_SCD_TRACE_CFG)); in arm_tb()
185 __raw_writeq(tb_options, IOADDR(A_SCD_TRACE_CFG)); in arm_tb()
199 __raw_writeq(M_SCD_TRACE_CFG_START_READ, in sbprof_tb_intr()
221 __raw_writeq(M_SCD_TRACE_CFG_RESET, in sbprof_tb_intr()
232 __raw_writeq(M_SCD_TRACE_CFG_RESE in sbprof_tb_intr()
[all...]
/kernel/linux/linux-5.10/drivers/net/ethernet/broadcom/
H A Dsb1250-mac.c360 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_sync()
363 __raw_writeq(bits | M_MAC_MDC | mac_mdio_genc, sbm_mdio); in sbmac_mii_sync()
364 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_sync()
391 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_senddata()
399 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_senddata()
400 __raw_writeq(bits | M_MAC_MDC | mac_mdio_genc, sbm_mdio); in sbmac_mii_senddata()
401 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_senddata()
453 __raw_writeq(M_MAC_MDIO_DIR_INPUT | mac_mdio_genc, sbm_mdio); in sbmac_mii_read()
458 __raw_writeq(M_MAC_MDIO_DIR_INPUT | M_MAC_MDC | mac_mdio_genc, in sbmac_mii_read()
460 __raw_writeq(M_MAC_MDIO_DIR_INPU in sbmac_mii_read()
[all...]
/kernel/linux/linux-6.6/drivers/net/ethernet/broadcom/
H A Dsb1250-mac.c360 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_sync()
363 __raw_writeq(bits | M_MAC_MDC | mac_mdio_genc, sbm_mdio); in sbmac_mii_sync()
364 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_sync()
391 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_senddata()
399 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_senddata()
400 __raw_writeq(bits | M_MAC_MDC | mac_mdio_genc, sbm_mdio); in sbmac_mii_senddata()
401 __raw_writeq(bits | mac_mdio_genc, sbm_mdio); in sbmac_mii_senddata()
453 __raw_writeq(M_MAC_MDIO_DIR_INPUT | mac_mdio_genc, sbm_mdio); in sbmac_mii_read()
458 __raw_writeq(M_MAC_MDIO_DIR_INPUT | M_MAC_MDC | mac_mdio_genc, in sbmac_mii_read()
460 __raw_writeq(M_MAC_MDIO_DIR_INPU in sbmac_mii_read()
[all...]
/kernel/linux/linux-5.10/arch/mips/kernel/
H A Dcevt-bcm1480.c39 __raw_writeq(0, cfg); in sibyte_set_periodic()
40 __raw_writeq((V_SCD_TIMER_FREQ / HZ) - 1, init); in sibyte_set_periodic()
41 __raw_writeq(M_SCD_TIMER_ENABLE | M_SCD_TIMER_MODE_CONTINUOUS, cfg); in sibyte_set_periodic()
53 __raw_writeq(0, cfg); in sibyte_shutdown()
65 __raw_writeq(0, cfg); in sibyte_next_event()
66 __raw_writeq(delta - 1, init); in sibyte_next_event()
67 __raw_writeq(M_SCD_TIMER_ENABLE, cfg); in sibyte_next_event()
129 __raw_writeq(IMR_IP4_VAL, in sb1480_clockevent_init()
H A Dcevt-sb1250.c36 __raw_writeq(0, cfg); in sibyte_shutdown()
49 __raw_writeq(0, cfg); in sibyte_set_periodic()
50 __raw_writeq((V_SCD_TIMER_FREQ / HZ) - 1, init); in sibyte_set_periodic()
51 __raw_writeq(M_SCD_TIMER_ENABLE | M_SCD_TIMER_MODE_CONTINUOUS, cfg); in sibyte_set_periodic()
64 __raw_writeq(0, cfg); in sibyte_next_event()
65 __raw_writeq(delta - 1, init); in sibyte_next_event()
66 __raw_writeq(M_SCD_TIMER_ENABLE, cfg); in sibyte_next_event()
129 __raw_writeq(IMR_IP4_VAL, in sb1250_clockevent_init()
H A Dcsrc-sb1250.c58 __raw_writeq(0, in sb1250_clocksource_init()
61 __raw_writeq(SB1250_HPT_VALUE, in sb1250_clocksource_init()
64 __raw_writeq(M_SCD_TIMER_ENABLE | M_SCD_TIMER_MODE_CONTINUOUS, in sb1250_clocksource_init()
/kernel/linux/linux-6.6/arch/mips/kernel/
H A Dcevt-bcm1480.c39 __raw_writeq(0, cfg); in sibyte_set_periodic()
40 __raw_writeq((V_SCD_TIMER_FREQ / HZ) - 1, init); in sibyte_set_periodic()
41 __raw_writeq(M_SCD_TIMER_ENABLE | M_SCD_TIMER_MODE_CONTINUOUS, cfg); in sibyte_set_periodic()
53 __raw_writeq(0, cfg); in sibyte_shutdown()
65 __raw_writeq(0, cfg); in sibyte_next_event()
66 __raw_writeq(delta - 1, init); in sibyte_next_event()
67 __raw_writeq(M_SCD_TIMER_ENABLE, cfg); in sibyte_next_event()
129 __raw_writeq(IMR_IP4_VAL, in sb1480_clockevent_init()
H A Dcevt-sb1250.c36 __raw_writeq(0, cfg); in sibyte_shutdown()
49 __raw_writeq(0, cfg); in sibyte_set_periodic()
50 __raw_writeq((V_SCD_TIMER_FREQ / HZ) - 1, init); in sibyte_set_periodic()
51 __raw_writeq(M_SCD_TIMER_ENABLE | M_SCD_TIMER_MODE_CONTINUOUS, cfg); in sibyte_set_periodic()
64 __raw_writeq(0, cfg); in sibyte_next_event()
65 __raw_writeq(delta - 1, init); in sibyte_next_event()
66 __raw_writeq(M_SCD_TIMER_ENABLE, cfg); in sibyte_next_event()
129 __raw_writeq(IMR_IP4_VAL, in sb1250_clockevent_init()
H A Dcsrc-sb1250.c58 __raw_writeq(0, in sb1250_clocksource_init()
61 __raw_writeq(SB1250_HPT_VALUE, in sb1250_clocksource_init()
64 __raw_writeq(M_SCD_TIMER_ENABLE | M_SCD_TIMER_MODE_CONTINUOUS, in sb1250_clocksource_init()
/kernel/linux/linux-5.10/arch/mips/sibyte/swarm/
H A Drtc_m41t81.c88 __raw_writeq(addr & 0xff, SMB_CSR(R_SMB_CMD)); in m41t81_read()
89 __raw_writeq(V_SMB_ADDR(M41T81_CCR_ADDRESS) | V_SMB_TT_WR1BYTE, in m41t81_read()
95 __raw_writeq(V_SMB_ADDR(M41T81_CCR_ADDRESS) | V_SMB_TT_RD1BYTE, in m41t81_read()
103 __raw_writeq(M_SMB_ERROR, SMB_CSR(R_SMB_STATUS)); in m41t81_read()
115 __raw_writeq(addr & 0xff, SMB_CSR(R_SMB_CMD)); in m41t81_write()
116 __raw_writeq(b & 0xff, SMB_CSR(R_SMB_DATA)); in m41t81_write()
117 __raw_writeq(V_SMB_ADDR(M41T81_CCR_ADDRESS) | V_SMB_TT_WR2BYTE, in m41t81_write()
125 __raw_writeq(M_SMB_ERROR, SMB_CSR(R_SMB_STATUS)); in m41t81_write()
130 __raw_writeq(V_SMB_ADDR(M41T81_CCR_ADDRESS) | V_SMB_TT_RD1BYTE, in m41t81_write()
H A Drtc_xicor1241.c63 __raw_writeq((addr >> 8) & 0x7, SMB_CSR(R_SMB_CMD)); in xicor_read()
64 __raw_writeq(addr & 0xff, SMB_CSR(R_SMB_DATA)); in xicor_read()
65 __raw_writeq(V_SMB_ADDR(X1241_CCR_ADDRESS) | V_SMB_TT_WR2BYTE, in xicor_read()
71 __raw_writeq(V_SMB_ADDR(X1241_CCR_ADDRESS) | V_SMB_TT_RD1BYTE, in xicor_read()
79 __raw_writeq(M_SMB_ERROR, SMB_CSR(R_SMB_STATUS)); in xicor_read()
91 __raw_writeq(addr, SMB_CSR(R_SMB_CMD)); in xicor_write()
92 __raw_writeq((addr & 0xff) | ((b & 0xff) << 8), SMB_CSR(R_SMB_DATA)); in xicor_write()
93 __raw_writeq(V_SMB_ADDR(X1241_CCR_ADDRESS) | V_SMB_TT_WR3BYTE, in xicor_write()
101 __raw_writeq(M_SMB_ERROR, SMB_CSR(R_SMB_STATUS)); in xicor_write()
/kernel/linux/linux-5.10/arch/mips/sibyte/sb1250/
H A Dirq.c155 __raw_writeq(pending, in ack_sb1250_irq()
230 __raw_writeq(IMR_IP2_VAL, in arch_init_irq()
234 __raw_writeq(IMR_IP2_VAL, in arch_init_irq()
247 __raw_writeq(IMR_IP3_VAL, in arch_init_irq()
250 __raw_writeq(IMR_IP3_VAL, in arch_init_irq()
255 __raw_writeq(0xffffffffffffffffULL, in arch_init_irq()
257 __raw_writeq(0xffffffffffffffffULL, in arch_init_irq()
262 __raw_writeq(tmp, IOADDR(A_IMR_REGISTER(0, R_IMR_INTERRUPT_MASK))); in arch_init_irq()
263 __raw_writeq(tmp, IOADDR(A_IMR_REGISTER(1, R_IMR_INTERRUPT_MASK))); in arch_init_irq()
/kernel/linux/linux-6.6/arch/mips/sibyte/sb1250/
H A Dirq.c155 __raw_writeq(pending, in ack_sb1250_irq()
230 __raw_writeq(IMR_IP2_VAL, in arch_init_irq()
234 __raw_writeq(IMR_IP2_VAL, in arch_init_irq()
247 __raw_writeq(IMR_IP3_VAL, in arch_init_irq()
250 __raw_writeq(IMR_IP3_VAL, in arch_init_irq()
255 __raw_writeq(0xffffffffffffffffULL, in arch_init_irq()
257 __raw_writeq(0xffffffffffffffffULL, in arch_init_irq()
262 __raw_writeq(tmp, IOADDR(A_IMR_REGISTER(0, R_IMR_INTERRUPT_MASK))); in arch_init_irq()
263 __raw_writeq(tmp, IOADDR(A_IMR_REGISTER(1, R_IMR_INTERRUPT_MASK))); in arch_init_irq()
/kernel/linux/linux-6.6/arch/mips/sibyte/swarm/
H A Drtc_m41t81.c88 __raw_writeq(addr & 0xff, SMB_CSR(R_SMB_CMD)); in m41t81_read()
89 __raw_writeq(V_SMB_ADDR(M41T81_CCR_ADDRESS) | V_SMB_TT_WR1BYTE, in m41t81_read()
95 __raw_writeq(V_SMB_ADDR(M41T81_CCR_ADDRESS) | V_SMB_TT_RD1BYTE, in m41t81_read()
103 __raw_writeq(M_SMB_ERROR, SMB_CSR(R_SMB_STATUS)); in m41t81_read()
115 __raw_writeq(addr & 0xff, SMB_CSR(R_SMB_CMD)); in m41t81_write()
116 __raw_writeq(b & 0xff, SMB_CSR(R_SMB_DATA)); in m41t81_write()
117 __raw_writeq(V_SMB_ADDR(M41T81_CCR_ADDRESS) | V_SMB_TT_WR2BYTE, in m41t81_write()
125 __raw_writeq(M_SMB_ERROR, SMB_CSR(R_SMB_STATUS)); in m41t81_write()
130 __raw_writeq(V_SMB_ADDR(M41T81_CCR_ADDRESS) | V_SMB_TT_RD1BYTE, in m41t81_write()
H A Drtc_xicor1241.c63 __raw_writeq((addr >> 8) & 0x7, SMB_CSR(R_SMB_CMD)); in xicor_read()
64 __raw_writeq(addr & 0xff, SMB_CSR(R_SMB_DATA)); in xicor_read()
65 __raw_writeq(V_SMB_ADDR(X1241_CCR_ADDRESS) | V_SMB_TT_WR2BYTE, in xicor_read()
71 __raw_writeq(V_SMB_ADDR(X1241_CCR_ADDRESS) | V_SMB_TT_RD1BYTE, in xicor_read()
79 __raw_writeq(M_SMB_ERROR, SMB_CSR(R_SMB_STATUS)); in xicor_read()
91 __raw_writeq(addr, SMB_CSR(R_SMB_CMD)); in xicor_write()
92 __raw_writeq((addr & 0xff) | ((b & 0xff) << 8), SMB_CSR(R_SMB_DATA)); in xicor_write()
93 __raw_writeq(V_SMB_ADDR(X1241_CCR_ADDRESS) | V_SMB_TT_WR3BYTE, in xicor_write()
101 __raw_writeq(M_SMB_ERROR, SMB_CSR(R_SMB_STATUS)); in xicor_write()
/kernel/linux/linux-5.10/arch/mips/sibyte/bcm1480/
H A Dirq.c168 __raw_writeq(pending, IOADDR(A_BCM1480_IMR_REGISTER(cpu_logical_map(i), in ack_bcm1480_irq()
172 __raw_writeq(pending, IOADDR(A_BCM1480_IMR_REGISTER(0, R_BCM1480_IMR_LDT_INTERRUPT_CLR_H + (k*BCM1480_IMR_HL_SPACING)))); in ack_bcm1480_irq()
248 __raw_writeq(IMR_IP2_VAL, in arch_init_irq()
257 __raw_writeq(IMR_IP2_VAL, in arch_init_irq()
271 __raw_writeq(IMR_IP3_VAL, IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_INTERRUPT_MAP_BASE_H) + in arch_init_irq()
278 __raw_writeq(0xffffffffffffffffULL, in arch_init_irq()
280 __raw_writeq(0xffffffffffffffffULL, in arch_init_irq()
288 __raw_writeq(tmp, IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_INTERRUPT_MASK_H))); in arch_init_irq()
292 __raw_writeq(tmp, IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_INTERRUPT_MASK_L))); in arch_init_irq()
/kernel/linux/linux-6.6/arch/mips/sibyte/bcm1480/
H A Dirq.c168 __raw_writeq(pending, IOADDR(A_BCM1480_IMR_REGISTER(cpu_logical_map(i), in ack_bcm1480_irq()
172 __raw_writeq(pending, IOADDR(A_BCM1480_IMR_REGISTER(0, R_BCM1480_IMR_LDT_INTERRUPT_CLR_H + (k*BCM1480_IMR_HL_SPACING)))); in ack_bcm1480_irq()
248 __raw_writeq(IMR_IP2_VAL, in arch_init_irq()
257 __raw_writeq(IMR_IP2_VAL, in arch_init_irq()
271 __raw_writeq(IMR_IP3_VAL, IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_INTERRUPT_MAP_BASE_H) + in arch_init_irq()
278 __raw_writeq(0xffffffffffffffffULL, in arch_init_irq()
280 __raw_writeq(0xffffffffffffffffULL, in arch_init_irq()
288 __raw_writeq(tmp, IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_INTERRUPT_MASK_H))); in arch_init_irq()
292 __raw_writeq(tmp, IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_INTERRUPT_MASK_L))); in arch_init_irq()
/kernel/linux/linux-6.6/include/asm-generic/
H A Dlogic_io.h63 #define __raw_writeq __raw_writeq macro
64 void __raw_writeq(u64 value, volatile void __iomem *addr);
/kernel/linux/linux-5.10/arch/arm64/include/asm/
H A Dio.h42 #define __raw_writeq __raw_writeq macro
43 static inline void __raw_writeq(u64 val, volatile void __iomem *addr) in __raw_writeq() function
128 #define writeq_relaxed(v,c) ((void)__raw_writeq((__force u64)cpu_to_le64(v),(c)))
192 #define iowrite64be(v,p) ({ __iowmb(); __raw_writeq((__force __u64)cpu_to_be64(v), p); })
/kernel/linux/linux-5.10/arch/riscv/include/asm/
H A Dmmio.h37 #define __raw_writeq __raw_writeq macro
38 static inline void __raw_writeq(u64 val, volatile void __iomem *addr) in __raw_writeq() function
97 #define writeq_cpu(v, c) ((void)__raw_writeq((__force u64)cpu_to_le64(v), (c)))
/kernel/linux/linux-6.6/arch/arm64/include/asm/
H A Dio.h42 #define __raw_writeq __raw_writeq macro
43 static __always_inline void __raw_writeq(u64 val, volatile void __iomem *addr) in __raw_writeq() function
160 #define iowrite64be(v,p) ({ __iowmb(); __raw_writeq((__force __u64)cpu_to_be64(v), p); })
/kernel/linux/linux-6.6/arch/riscv/include/asm/
H A Dmmio.h37 #define __raw_writeq __raw_writeq macro
38 static inline void __raw_writeq(u64 val, volatile void __iomem *addr) in __raw_writeq() function
97 #define writeq_cpu(v, c) ((void)__raw_writeq((__force u64)cpu_to_le64(v), (c)))
/kernel/linux/linux-5.10/arch/loongarch/kernel/
H A Dio.c54 __raw_writeq(*(u64 *)from, to); in __memcpy_toio()
87 __raw_writeq(qc, dst); in __memset_io()
/kernel/linux/linux-5.10/arch/arm64/kernel/
H A Dio.c53 __raw_writeq(*(u64 *)from, to); in __memcpy_toio()
86 __raw_writeq(qc, dst); in __memset_io()

Completed in 14 milliseconds

12345