Home
last modified time | relevance | path

Searched refs:SCLK_VOP0_PWM (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Drk3368-cru.h49 #define SCLK_VOP0_PWM 100 macro
H A Drk3399-cru.h64 #define SCLK_VOP0_PWM 107 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Drk3368-cru.h49 #define SCLK_VOP0_PWM 100 macro
H A Drk3399-cru.h64 #define SCLK_VOP0_PWM 107 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Drk3368-cru.h49 #define SCLK_VOP0_PWM 100 macro
H A Drk3399-cru.h64 #define SCLK_VOP0_PWM 107 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Drk3368-cru.h49 #define SCLK_VOP0_PWM 100 macro
H A Drk3399-cru.h64 #define SCLK_VOP0_PWM 107 macro
/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk-rk3368.c452 GATE(SCLK_VOP0_PWM, "sclk_vop0_pwm", "xin24m", 0,
H A Dclk-rk3399.c1171 COMPOSITE(SCLK_VOP0_PWM, "clk_vop0_pwm", mux_pll_src_vpll_cpll_gpll_24m_p, 0,
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-rk3368.c454 GATE(SCLK_VOP0_PWM, "sclk_vop0_pwm", "xin24m", 0,
H A Dclk-rk3399.c1173 COMPOSITE(SCLK_VOP0_PWM, "clk_vop0_pwm", mux_pll_src_vpll_cpll_gpll_24m_p, 0,

Completed in 21 milliseconds