Home
last modified time | relevance | path

Searched refs:PIPEACONF_ENABLE (Results 1 - 15 of 15) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/gma500/
H A Dmdfld_intel_display.c233 if ((temp & PIPEACONF_ENABLE) != 0) { in mdfld_disable_crtc()
234 temp &= ~PIPEACONF_ENABLE; in mdfld_disable_crtc()
247 & PIPEACONF_ENABLE)) || pipe == 1) { in mdfld_disable_crtc()
342 if ((temp & PIPEACONF_ENABLE) == 0) { in mdfld_crtc_dpms()
367 temp &= ~PIPEACONF_ENABLE; in mdfld_crtc_dpms()
383 temp |= PIPEACONF_ENABLE; in mdfld_crtc_dpms()
419 if ((temp & PIPEACONF_ENABLE) != 0) { in mdfld_crtc_dpms()
420 temp &= ~PIPEACONF_ENABLE; in mdfld_crtc_dpms()
432 | REG_READ(PIPECCONF)) & PIPEACONF_ENABLE)) in mdfld_crtc_dpms()
812 dev_priv->pipeconf[pipe] = PIPEACONF_ENABLE; /* FIXME_JLIU in mdfld_crtc_mode_set()
[all...]
H A Doaktrail_hdmi.c363 pipeconf |= PIPEACONF_ENABLE; in oaktrail_crtc_hdmi_mode_set()
403 if ((temp & PIPEACONF_ENABLE) != 0) { in oaktrail_crtc_hdmi_dpms()
404 REG_WRITE(PIPEBCONF, temp & ~PIPEACONF_ENABLE); in oaktrail_crtc_hdmi_dpms()
410 if ((temp & PIPEACONF_ENABLE) != 0) { in oaktrail_crtc_hdmi_dpms()
411 REG_WRITE(PCH_PIPEBCONF, temp & ~PIPEACONF_ENABLE); in oaktrail_crtc_hdmi_dpms()
445 if ((temp & PIPEACONF_ENABLE) == 0) { in oaktrail_crtc_hdmi_dpms()
446 REG_WRITE(PIPEBCONF, temp | PIPEACONF_ENABLE); in oaktrail_crtc_hdmi_dpms()
452 if ((temp & PIPEACONF_ENABLE) == 0) { in oaktrail_crtc_hdmi_dpms()
453 REG_WRITE(PCH_PIPEBCONF, temp | PIPEACONF_ENABLE); in oaktrail_crtc_hdmi_dpms()
H A Doaktrail_crtc.c262 if ((temp & PIPEACONF_ENABLE) == 0) { in oaktrail_crtc_dpms()
264 temp | PIPEACONF_ENABLE, i); in oaktrail_crtc_dpms()
306 if ((temp & PIPEACONF_ENABLE) != 0) { in oaktrail_crtc_dpms()
308 temp & ~PIPEACONF_ENABLE, i); in oaktrail_crtc_dpms()
H A Dpsb_irq.c518 if (!(reg_val & PIPEACONF_ENABLE)) in psb_enable_vblank()
579 if (!(reg_val & PIPEACONF_ENABLE)) in mdfld_enable_te()
648 if (!(reg_val & PIPEACONF_ENABLE)) { in psb_get_vblank_counter()
H A Dgma_display.c244 if ((temp & PIPEACONF_ENABLE) == 0) in gma_crtc_dpms()
245 REG_WRITE(map->conf, temp | PIPEACONF_ENABLE); in gma_crtc_dpms()
292 if ((temp & PIPEACONF_ENABLE) != 0) { in gma_crtc_dpms()
293 REG_WRITE(map->conf, temp & ~PIPEACONF_ENABLE); in gma_crtc_dpms()
H A Dpsb_intel_display.c202 pipeconf |= PIPEACONF_ENABLE; in psb_intel_crtc_mode_set()
H A Dcdv_intel_display.c723 pipeconf |= PIPEACONF_ENABLE; in cdv_intel_crtc_mode_set()
H A Dpsb_intel_reg.h480 #define PIPEACONF_ENABLE (1 << 31) macro
/kernel/linux/linux-6.6/drivers/gpu/drm/gma500/
H A Doaktrail_hdmi.c366 pipeconf |= PIPEACONF_ENABLE; in oaktrail_crtc_hdmi_mode_set()
406 if ((temp & PIPEACONF_ENABLE) != 0) { in oaktrail_crtc_hdmi_dpms()
407 REG_WRITE(PIPEBCONF, temp & ~PIPEACONF_ENABLE); in oaktrail_crtc_hdmi_dpms()
413 if ((temp & PIPEACONF_ENABLE) != 0) { in oaktrail_crtc_hdmi_dpms()
414 REG_WRITE(PCH_PIPEBCONF, temp & ~PIPEACONF_ENABLE); in oaktrail_crtc_hdmi_dpms()
448 if ((temp & PIPEACONF_ENABLE) == 0) { in oaktrail_crtc_hdmi_dpms()
449 REG_WRITE(PIPEBCONF, temp | PIPEACONF_ENABLE); in oaktrail_crtc_hdmi_dpms()
455 if ((temp & PIPEACONF_ENABLE) == 0) { in oaktrail_crtc_hdmi_dpms()
456 REG_WRITE(PCH_PIPEBCONF, temp | PIPEACONF_ENABLE); in oaktrail_crtc_hdmi_dpms()
H A Doaktrail_crtc.c265 if ((temp & PIPEACONF_ENABLE) == 0) { in oaktrail_crtc_dpms()
267 temp | PIPEACONF_ENABLE, i); in oaktrail_crtc_dpms()
309 if ((temp & PIPEACONF_ENABLE) != 0) { in oaktrail_crtc_dpms()
311 temp & ~PIPEACONF_ENABLE, i); in oaktrail_crtc_dpms()
H A Dgma_display.c252 if ((temp & PIPEACONF_ENABLE) == 0) in gma_crtc_dpms()
253 REG_WRITE(map->conf, temp | PIPEACONF_ENABLE); in gma_crtc_dpms()
300 if ((temp & PIPEACONF_ENABLE) != 0) { in gma_crtc_dpms()
301 REG_WRITE(map->conf, temp & ~PIPEACONF_ENABLE); in gma_crtc_dpms()
H A Dpsb_irq.c390 if (!(reg_val & PIPEACONF_ENABLE)) in gma_crtc_enable_vblank()
466 if (!(reg_val & PIPEACONF_ENABLE)) { in gma_crtc_get_vblank_counter()
H A Dpsb_intel_display.c208 pipeconf |= PIPEACONF_ENABLE; in psb_intel_crtc_mode_set()
H A Dcdv_intel_display.c720 pipeconf |= PIPEACONF_ENABLE; in cdv_intel_crtc_mode_set()
H A Dpsb_intel_reg.h480 #define PIPEACONF_ENABLE (1 << 31) macro

Completed in 21 milliseconds