Home
last modified time | relevance | path

Searched refs:PHY_RSTZ (Results 1 - 8 of 8) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/hisilicon/kirin/
H A Ddw_drm_dsi.c377 writel(0, base + PHY_RSTZ); in dsi_set_mipi_phy()
423 writel(PHY_ENABLECLK, base + PHY_RSTZ); in dsi_set_mipi_phy()
425 writel(PHY_ENABLECLK | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
427 writel(PHY_ENABLECLK | PHY_UNRSTZ | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
582 writel(0, base + PHY_RSTZ); in dsi_encoder_disable()
H A Ddw_dsi_reg.h20 #define PHY_RSTZ 0xA0 /* D-PHY reset control */ macro
/kernel/linux/linux-6.6/drivers/gpu/drm/hisilicon/kirin/
H A Ddw_drm_dsi.c378 writel(0, base + PHY_RSTZ); in dsi_set_mipi_phy()
424 writel(PHY_ENABLECLK, base + PHY_RSTZ); in dsi_set_mipi_phy()
426 writel(PHY_ENABLECLK | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
428 writel(PHY_ENABLECLK | PHY_UNRSTZ | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
583 writel(0, base + PHY_RSTZ); in dsi_encoder_disable()
H A Ddw_dsi_reg.h20 #define PHY_RSTZ 0xA0 /* D-PHY reset control */ macro
/kernel/linux/linux-5.10/drivers/gpu/drm/bridge/synopsys/
H A Ddw-mipi-dsi.c186 #define PHY_RSTZ 0 macro
603 dsi_write(dsi, DSI_PHY_RSTZ, PHY_RSTZ); in dw_mipi_dsi_disable()
823 | PHY_RSTZ | PHY_SHUTDOWNZ); in dw_mipi_dsi_dphy_init()
/kernel/linux/linux-6.6/drivers/gpu/drm/bridge/synopsys/
H A Ddw-mipi-dsi.c186 #define PHY_RSTZ 0 macro
596 dsi_write(dsi, DSI_PHY_RSTZ, PHY_RSTZ); in dw_mipi_dsi_disable()
816 | PHY_RSTZ | PHY_SHUTDOWNZ); in dw_mipi_dsi_dphy_init()
/kernel/linux/linux-5.10/drivers/gpu/drm/rockchip/
H A Ddw-mipi-dsi-rockchip.c34 #define PHY_RSTZ 0 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/rockchip/
H A Ddw-mipi-dsi-rockchip.c36 #define PHY_RSTZ 0 macro

Completed in 11 milliseconds