Home
last modified time | relevance | path

Searched refs:PACKET3_SET_CONTEXT_REG (Results 1 - 25 of 41) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H A Dsi_enums.h262 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dnvd.h321 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dsoc15d.h288 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dcikd.h460 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dvid.h342 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dgfx_v6_0.c2061 PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v6_0_cp_gfx_start()
2075 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v6_0_cp_gfx_start()
2895 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v6_0_get_csb_buffer()
2905 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1)); in gfx_v6_0_get_csb_buffer()
H A Dgfx_v7_0.c2557 PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v7_0_cp_gfx_start()
2565 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v7_0_cp_gfx_start()
2576 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v7_0_cp_gfx_start()
3999 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v7_0_get_csb_buffer()
4009 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v7_0_get_csb_buffer()
H A Dgfx_v8_0.c1266 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v8_0_get_csb_buffer()
1277 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v8_0_get_csb_buffer()
4205 PACKET3(PACKET3_SET_CONTEXT_REG, in gfx_v8_0_cp_gfx_start()
4215 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v8_0_cp_gfx_start()
H A Dsid.h1848 #define PACKET3_SET_CONTEXT_REG 0x69 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H A Dsi_enums.h262 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dnvd.h321 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dsoc15d.h290 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dcikd.h460 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dvid.h342 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dgfx_v6_0.c2024 PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v6_0_cp_gfx_start()
2038 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v6_0_cp_gfx_start()
2859 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v6_0_get_csb_buffer()
2869 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1)); in gfx_v6_0_get_csb_buffer()
H A Dgfx_v7_0.c2489 PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v7_0_cp_gfx_start()
2497 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v7_0_cp_gfx_start()
2508 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v7_0_cp_gfx_start()
3937 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v7_0_get_csb_buffer()
3947 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v7_0_get_csb_buffer()
H A Dgfx_v8_0.c1233 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v8_0_get_csb_buffer()
1244 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v8_0_get_csb_buffer()
4172 PACKET3(PACKET3_SET_CONTEXT_REG, in gfx_v8_0_cp_gfx_start()
4182 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in gfx_v8_0_cp_gfx_start()
H A Dgfx_v11_0.c637 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in gfx_v11_0_get_csb_buffer()
650 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1)); in gfx_v11_0_get_csb_buffer()
3160 PACKET3(PACKET3_SET_CONTEXT_REG, in gfx_v11_0_cp_gfx_start()
3172 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 1)); in gfx_v11_0_cp_gfx_start()
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Dnid.h1272 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dsi.c3609 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in si_cp_start()
4580 case PACKET3_SET_CONTEXT_REG: in si_vm_packet3_gfx_check()
4683 case PACKET3_SET_CONTEXT_REG: in si_vm_packet3_compute_check()
5741 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in si_get_csb_buffer()
5751 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1)); in si_get_csb_buffer()
H A Devergreen_cs.c2317 case PACKET3_SET_CONTEXT_REG: in evergreen_packet3_check()
2323 DRM_ERROR("bad PACKET3_SET_CONTEXT_REG\n"); in evergreen_packet3_check()
3396 case PACKET3_SET_CONTEXT_REG: in evergreen_vm_packet3_check()
H A Dcikd.h1928 #define PACKET3_SET_CONTEXT_REG 0x69 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
H A Dnid.h1272 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dsi.c3604 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2)); in si_cp_start()
4575 case PACKET3_SET_CONTEXT_REG: in si_vm_packet3_gfx_check()
4678 case PACKET3_SET_CONTEXT_REG: in si_vm_packet3_compute_check()
5736 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count)); in si_get_csb_buffer()
5746 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1)); in si_get_csb_buffer()
H A Devergreen_cs.c2316 case PACKET3_SET_CONTEXT_REG: in evergreen_packet3_check()
2322 DRM_ERROR("bad PACKET3_SET_CONTEXT_REG\n"); in evergreen_packet3_check()
3395 case PACKET3_SET_CONTEXT_REG: in evergreen_vm_packet3_check()

Completed in 103 milliseconds

12