Home
last modified time | relevance | path

Searched refs:LEVEL0_MPLL_DIV_EN (Results 1 - 4 of 4) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Drv6xxd.h85 # define LEVEL0_MPLL_DIV_EN (1 << 28) macro
H A Drv6xx_dpm.c374 LEVEL0_MPLL_DIV_EN, ~LEVEL0_MPLL_DIV_EN); in rv6xx_memory_clock_entry_enable_post_divider()
376 WREG32_P(MPLL_FREQ_LEVEL_0 + (index * 4), 0, ~LEVEL0_MPLL_DIV_EN); in rv6xx_memory_clock_entry_enable_post_divider()
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
H A Drv6xxd.h85 # define LEVEL0_MPLL_DIV_EN (1 << 28) macro
H A Drv6xx_dpm.c374 LEVEL0_MPLL_DIV_EN, ~LEVEL0_MPLL_DIV_EN); in rv6xx_memory_clock_entry_enable_post_divider()
376 WREG32_P(MPLL_FREQ_LEVEL_0 + (index * 4), 0, ~LEVEL0_MPLL_DIV_EN); in rv6xx_memory_clock_entry_enable_post_divider()

Completed in 9 milliseconds