Home
last modified time | relevance | path

Searched refs:IMX7D_PLL_DRAM_MAIN (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx7d-clock.h56 #define IMX7D_PLL_DRAM_MAIN 47 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dimx7d-clock.h56 #define IMX7D_PLL_DRAM_MAIN 47 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dimx7d-clock.h56 #define IMX7D_PLL_DRAM_MAIN 47 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx7d-clock.h56 #define IMX7D_PLL_DRAM_MAIN 47 macro
/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-imx7d.c410 hws[IMX7D_PLL_DRAM_MAIN] = imx_clk_hw_pllv3(IMX_PLLV3_DDR_IMX7, "pll_dram_main", "osc", base + 0x70, 0x7f); in imx7d_clocks_init()
871 clk_set_parent(hws[IMX7D_PLL_DRAM_MAIN_BYPASS]->clk, hws[IMX7D_PLL_DRAM_MAIN]->clk); in imx7d_clocks_init()
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-imx7d.c410 hws[IMX7D_PLL_DRAM_MAIN] = imx_clk_hw_pllv3(IMX_PLLV3_DDR_IMX7, "pll_dram_main", "osc", base + 0x70, 0x7f); in imx7d_clocks_init()
870 clk_set_parent(hws[IMX7D_PLL_DRAM_MAIN_BYPASS]->clk, hws[IMX7D_PLL_DRAM_MAIN]->clk); in imx7d_clocks_init()

Completed in 19 milliseconds