Home
last modified time | relevance | path

Searched refs:CLK_TOP_DI_SEL (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2701-clk.h115 #define CLK_TOP_DI_SEL 104 macro
H A Dmt2712-clk.h191 #define CLK_TOP_DI_SEL 160 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt2701-clk.h115 #define CLK_TOP_DI_SEL 104 macro
H A Dmt2712-clk.h191 #define CLK_TOP_DI_SEL 160 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt2701-clk.h115 #define CLK_TOP_DI_SEL 104 macro
H A Dmt2712-clk.h191 #define CLK_TOP_DI_SEL 160 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2701-clk.h115 #define CLK_TOP_DI_SEL 104 macro
H A Dmt2712-clk.h191 #define CLK_TOP_DI_SEL 160 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt2712.c740 MUX_GATE(CLK_TOP_DI_SEL, "di_sel", di_parents, 0x550, 16, 3, 23),
H A Dclk-mt2701.c548 MUX_GATE(CLK_TOP_DI_SEL, "di_sel", di_parents,
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt2701.c549 MUX_GATE(CLK_TOP_DI_SEL, "di_sel", di_parents,
H A Dclk-mt2712.c875 MUX_GATE(CLK_TOP_DI_SEL, "di_sel",

Completed in 16 milliseconds