Home
last modified time | relevance | path

Searched refs:CLK_TOP_CMSYS_SEL (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2701-clk.h125 #define CLK_TOP_CMSYS_SEL 114 macro
H A Dmt2712-clk.h196 #define CLK_TOP_CMSYS_SEL 165 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt2701-clk.h125 #define CLK_TOP_CMSYS_SEL 114 macro
H A Dmt2712-clk.h196 #define CLK_TOP_CMSYS_SEL 165 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt2701-clk.h125 #define CLK_TOP_CMSYS_SEL 114 macro
H A Dmt2712-clk.h196 #define CLK_TOP_CMSYS_SEL 165 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2701-clk.h125 #define CLK_TOP_CMSYS_SEL 114 macro
H A Dmt2712-clk.h196 #define CLK_TOP_CMSYS_SEL 165 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt2712.c747 MUX_GATE(CLK_TOP_CMSYS_SEL, "cmsys_sel", cmsys_parents, 0x560, 24, 3, 31),
H A Dclk-mt2701.c575 MUX_GATE(CLK_TOP_CMSYS_SEL, "cmsys_sel", cmsys_parents,
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt2701.c576 MUX_GATE(CLK_TOP_CMSYS_SEL, "cmsys_sel", cmsys_parents,
H A Dclk-mt2712.c886 MUX_GATE(CLK_TOP_CMSYS_SEL, "cmsys_sel",

Completed in 15 milliseconds