Searched refs:CLK_TOP_APLL2_SEL (Results 1 - 12 of 12) sorted by relevance
| /kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt7622-clk.h | 100 #define CLK_TOP_APLL2_SEL 88 macro
|
| H A D | mt2712-clk.h | 171 #define CLK_TOP_APLL2_SEL 140 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| H A D | mt7622-clk.h | 100 #define CLK_TOP_APLL2_SEL 88 macro
|
| H A D | mt2712-clk.h | 171 #define CLK_TOP_APLL2_SEL 140 macro
|
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| H A D | mt7622-clk.h | 100 #define CLK_TOP_APLL2_SEL 88 macro
|
| H A D | mt2712-clk.h | 171 #define CLK_TOP_APLL2_SEL 140 macro
|
| /kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt7622-clk.h | 100 #define CLK_TOP_APLL2_SEL 88 macro
|
| H A D | mt2712-clk.h | 171 #define CLK_TOP_APLL2_SEL 140 macro
|
| /kernel/linux/linux-6.6/drivers/clk/mediatek/ |
| H A D | clk-mt7622.c | 466 MUX(CLK_TOP_APLL2_SEL, "apll2_ck_sel", apll1_ck_parents,
|
| H A D | clk-mt2712.c | 712 MUX_GATE(CLK_TOP_APLL2_SEL, "apll2_sel", apll_parents, 0x500, 16, 4, 23),
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| H A D | clk-mt7622.c | 595 MUX(CLK_TOP_APLL2_SEL, "apll2_ck_sel", apll1_ck_parents,
|
| H A D | clk-mt2712.c | 830 MUX_GATE(CLK_TOP_APLL2_SEL, "apll2_sel",
|
Completed in 13 milliseconds