Searched refs:CLK_TOP_A1SYS_HP_SEL (Results 1 - 12 of 12) sorted by relevance
| /kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt7622-clk.h | 82 #define CLK_TOP_A1SYS_HP_SEL 70 macro
|
| H A D | mt2712-clk.h | 172 #define CLK_TOP_A1SYS_HP_SEL 141 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| H A D | mt7622-clk.h | 82 #define CLK_TOP_A1SYS_HP_SEL 70 macro
|
| H A D | mt2712-clk.h | 172 #define CLK_TOP_A1SYS_HP_SEL 141 macro
|
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| H A D | mt7622-clk.h | 82 #define CLK_TOP_A1SYS_HP_SEL 70 macro
|
| H A D | mt2712-clk.h | 172 #define CLK_TOP_A1SYS_HP_SEL 141 macro
|
| /kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt7622-clk.h | 82 #define CLK_TOP_A1SYS_HP_SEL 70 macro
|
| H A D | mt2712-clk.h | 172 #define CLK_TOP_A1SYS_HP_SEL 141 macro
|
| /kernel/linux/linux-6.6/drivers/clk/mediatek/ |
| H A D | clk-mt7622.c | 420 MUX_GATE(CLK_TOP_A1SYS_HP_SEL, "a1sys_hp_sel", a1sys_hp_parents,
|
| H A D | clk-mt2712.c | 713 MUX_GATE(CLK_TOP_A1SYS_HP_SEL, "a1sys_hp_sel", a1sys_hp_parents,
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| H A D | clk-mt7622.c | 549 MUX_GATE(CLK_TOP_A1SYS_HP_SEL, "a1sys_hp_sel", a1sys_hp_parents,
|
| H A D | clk-mt2712.c | 832 MUX_GATE(CLK_TOP_A1SYS_HP_SEL, "a1sys_hp_sel",
|
Completed in 14 milliseconds