| /kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 145 #define CLK_PERI_UART3 7 macro
|
| H A D | mt8173-clk.h | 217 #define CLK_PERI_UART3 23 macro
|
| H A D | mt2701-clk.h | 244 #define CLK_PERI_UART3 23 macro
|
| H A D | mt2712-clk.h | 258 #define CLK_PERI_UART3 19 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 145 #define CLK_PERI_UART3 7 macro
|
| H A D | mt8173-clk.h | 217 #define CLK_PERI_UART3 23 macro
|
| H A D | mt2701-clk.h | 244 #define CLK_PERI_UART3 23 macro
|
| H A D | mt2712-clk.h | 258 #define CLK_PERI_UART3 19 macro
|
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 197 #define CLK_PERI_UART3 22 macro
|
| H A D | mt8135-clk.h | 145 #define CLK_PERI_UART3 7 macro
|
| H A D | mt8173-clk.h | 216 #define CLK_PERI_UART3 23 macro
|
| H A D | mt2701-clk.h | 244 #define CLK_PERI_UART3 23 macro
|
| H A D | mt2712-clk.h | 258 #define CLK_PERI_UART3 19 macro
|
| /kernel/linux/linux-6.6/drivers/clk/mediatek/ |
| H A D | clk-mt8173-pericfg.c | 73 GATE_PERI0(CLK_PERI_UART3, "peri_uart3", "axi_sel", 22),
|
| H A D | clk-mt6795-pericfg.c | 62 GATE_PERI(CLK_PERI_UART3, "peri_uart3", "axi_sel", 22),
|
| H A D | clk-mt8135.c | 456 GATE_PERI0(CLK_PERI_UART3, "uart3_ck", "axi_sel", 25),
|
| H A D | clk-mt2712.c | 904 GATE_PERI0(CLK_PERI_UART3, "per_uart3", "uart_sel", 23),
|
| H A D | clk-mt2701.c | 833 GATE_PERI0(CLK_PERI_UART3, "uart3_ck", "axi_sel", 22),
|
| /kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 197 #define CLK_PERI_UART3 22 macro
|
| H A D | mt8135-clk.h | 145 #define CLK_PERI_UART3 7 macro
|
| H A D | mt8173-clk.h | 216 #define CLK_PERI_UART3 23 macro
|
| H A D | mt2701-clk.h | 244 #define CLK_PERI_UART3 23 macro
|
| H A D | mt2712-clk.h | 258 #define CLK_PERI_UART3 19 macro
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| H A D | clk-mt8135.c | 466 GATE_PERI0(CLK_PERI_UART3, "uart3_ck", "axi_sel", 25),
|
| H A D | clk-mt2701.c | 838 GATE_PERI0(CLK_PERI_UART3, "uart3_ck", "axi_sel", 22),
|