Home
last modified time | relevance | path

Searched refs:CLK_PERI_UART0_SEL (Results 1 - 21 of 21) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt8135-clk.h180 #define CLK_PERI_UART0_SEL 42 macro
H A Dmt8173-clk.h230 #define CLK_PERI_UART0_SEL 36 macro
H A Dmt2701-clk.h268 #define CLK_PERI_UART0_SEL 45 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt8135-clk.h180 #define CLK_PERI_UART0_SEL 42 macro
H A Dmt8173-clk.h230 #define CLK_PERI_UART0_SEL 36 macro
H A Dmt2701-clk.h268 #define CLK_PERI_UART0_SEL 45 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmediatek,mt6795-clk.h205 #define CLK_PERI_UART0_SEL 30 macro
H A Dmt8135-clk.h180 #define CLK_PERI_UART0_SEL 42 macro
H A Dmt8173-clk.h229 #define CLK_PERI_UART0_SEL 36 macro
H A Dmt2701-clk.h268 #define CLK_PERI_UART0_SEL 45 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt8173-pericfg.c42 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents, 0x40c, 0, 1),
H A Dclk-mt6795-pericfg.c33 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents, 0x40c, 0, 1),
H A Dclk-mt8135.c500 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents, 0x40c, 0, 1),
H A Dclk-mt2701.c877 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents,
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmediatek,mt6795-clk.h205 #define CLK_PERI_UART0_SEL 30 macro
H A Dmt8135-clk.h180 #define CLK_PERI_UART0_SEL 42 macro
H A Dmt8173-clk.h229 #define CLK_PERI_UART0_SEL 36 macro
H A Dmt2701-clk.h268 #define CLK_PERI_UART0_SEL 45 macro
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt8135.c510 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents, 0x40c, 0, 1),
H A Dclk-mt2701.c882 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents,
H A Dclk-mt8173.c725 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents, 0x40c, 0, 1),

Completed in 19 milliseconds