| /kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 168 #define CLK_PERI_PWM1 30 macro
|
| H A D | mt8173-clk.h | 197 #define CLK_PERI_PWM1 3 macro
|
| H A D | mt2701-clk.h | 224 #define CLK_PERI_PWM1 3 macro
|
| H A D | mt2712-clk.h | 242 #define CLK_PERI_PWM1 3 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 168 #define CLK_PERI_PWM1 30 macro
|
| H A D | mt8173-clk.h | 197 #define CLK_PERI_PWM1 3 macro
|
| H A D | mt2701-clk.h | 224 #define CLK_PERI_PWM1 3 macro
|
| H A D | mt2712-clk.h | 242 #define CLK_PERI_PWM1 3 macro
|
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 177 #define CLK_PERI_PWM1 2 macro
|
| H A D | mt8135-clk.h | 168 #define CLK_PERI_PWM1 30 macro
|
| H A D | mt8173-clk.h | 196 #define CLK_PERI_PWM1 3 macro
|
| H A D | mt2701-clk.h | 224 #define CLK_PERI_PWM1 3 macro
|
| H A D | mt2712-clk.h | 242 #define CLK_PERI_PWM1 3 macro
|
| /kernel/linux/linux-6.6/drivers/clk/mediatek/ |
| H A D | clk-mt8173-pericfg.c | 53 GATE_PERI0(CLK_PERI_PWM1, "peri_pwm1", "axi_sel", 2),
|
| H A D | clk-mt6795-pericfg.c | 42 GATE_PERI(CLK_PERI_PWM1, "peri_pwm1", "axi_sel", 2),
|
| H A D | clk-mt8135.c | 479 GATE_PERI0(CLK_PERI_PWM1, "pwm1_ck", "axi_sel", 2),
|
| H A D | clk-mt2712.c | 888 GATE_PERI0(CLK_PERI_PWM1, "per_pwm1", "pwm_sel", 3),
|
| H A D | clk-mt2701.c | 853 GATE_PERI0(CLK_PERI_PWM1, "pwm1_ck", "axisel_d4", 2),
|
| /kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 177 #define CLK_PERI_PWM1 2 macro
|
| H A D | mt8135-clk.h | 168 #define CLK_PERI_PWM1 30 macro
|
| H A D | mt8173-clk.h | 196 #define CLK_PERI_PWM1 3 macro
|
| H A D | mt2701-clk.h | 224 #define CLK_PERI_PWM1 3 macro
|
| H A D | mt2712-clk.h | 242 #define CLK_PERI_PWM1 3 macro
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| H A D | clk-mt8135.c | 489 GATE_PERI0(CLK_PERI_PWM1, "pwm1_ck", "axi_sel", 2),
|
| H A D | clk-mt2701.c | 858 GATE_PERI0(CLK_PERI_PWM1, "pwm1_ck", "axisel_d4", 2),
|