Home
last modified time | relevance | path

Searched refs:APMU_DFC (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-6.6/drivers/clk/mmp/
H A Dclk-of-pxa168.c49 #define APMU_DFC 0x60 macro
233 {0, "dfc_mux", dfc_parent_names, ARRAY_SIZE(dfc_parent_names), CLK_SET_RATE_PARENT, APMU_DFC, 6, 1, 0, &dfc_lock},
248 {PXA168_CLK_DFC, "dfc_clk", "dfc_mux", CLK_SET_RATE_PARENT, APMU_DFC, 0x19b, 0x19b, 0x0, 0, &dfc_lock},
H A Dclk-of-pxa910.c44 #define APMU_DFC 0x60 macro
207 {PXA910_CLK_DFC, "dfc_clk", "pll1_4", CLK_SET_RATE_PARENT, APMU_DFC, 0x19b, 0x19b, 0x0, 0, NULL},
/kernel/linux/linux-5.10/drivers/clk/mmp/
H A Dclk-pxa910.c43 #define APMU_DFC 0x60 macro
259 apmu_base + APMU_DFC, 0x19b, &clk_lock); in pxa910_clk_init()
H A Dclk-of-pxa168.c48 #define APMU_DFC 0x60 macro
202 {PXA168_CLK_DFC, "dfc_clk", "pll1_4", CLK_SET_RATE_PARENT, APMU_DFC, 0x19b, 0x19b, 0x0, 0, NULL},
H A Dclk-of-pxa910.c47 #define APMU_DFC 0x60 macro
208 {PXA910_CLK_DFC, "dfc_clk", "pll1_4", CLK_SET_RATE_PARENT, APMU_DFC, 0x19b, 0x19b, 0x0, 0, NULL},
H A Dclk-pxa168.c45 #define APMU_DFC 0x60 macro
283 clk = mmp_clk_register_apmu("dfc", "pll1_4", apmu_base + APMU_DFC, in pxa168_clk_init()

Completed in 4 milliseconds