Home
last modified time | relevance | path

Searched refs:r0 (Results 1 - 23 of 23) sorted by relevance

/device/board/hisilicon/hispark_aries/uboot/secureboot_release/ddr_init/boot/
H A Dstart.S64 mrs r0, cpsr
65 and r1, r0, #0x1f @ mask mode bits
67 bicne r0, r0, #0x1f @ clear all mode bits
68 orrne r0, r0, #0x13 @ set SVC mode
69 orr r0, r0, #0xc0 @ disable FIQ and IRQ
70 msr cpsr,r0
81 mov r0, #
[all...]
H A D_udivsi3.S4 dividend .req r0
66 mov r0, result
71 mov r0, #0 @ about as wrong as it could be
H A Duart.S66 @ mov r0, sp
102 @ mov r0, #'A'
/device/board/hisilicon/hispark_taurus/uboot/secureboot_release/ddr_init/boot/
H A Dstart.S64 mrs r0, cpsr
65 and r1, r0, #0x1f @ mask mode bits
67 bicne r0, r0, #0x1f @ clear all mode bits
68 orrne r0, r0, #0x13 @ set SVC mode
69 orr r0, r0, #0xc0 @ disable FIQ and IRQ
70 msr cpsr,r0
81 mov r0, #
[all...]
H A D_udivsi3.S4 dividend .req r0
66 mov r0, result
71 mov r0, #0 @ about as wrong as it could be
H A Duart.S66 @ mov r0, sp
102 @ mov r0, #'A'
/device/board/hisilicon/hispark_taurus/uboot/secureboot_release/ddr_init/drv/cmd_bin/
H A Dcmd_entry_32.S13 push {r0 - r10}
38 ldr r0, _flying
39 sub r1, r0, r1
40 sub r0, r2, r1
42 cmp r0, r1
49 add r2, r0, r2
51 ldmia r0!, {r3 - r10}
53 cmp r0, r2
58 ldr r0, _bss_start
63 str r2, [r0]
[all...]
/device/qemu/SmartL_E802/liteos_m/board/
H A Dstartup.S33 lrw r0, 0x80000200
34 mtcr r0, psr
36 lrw r0, __init_stack_e
37 mov sp, r0
56 ldw r0, (r1, 0)
57 stw r0, (r2, 0)
76 movi r0, 0
83 stw r0, (r1, 0)
/device/qemu/arm_mps2_an386/liteos_m/board/
H A Dstartup.s51 ldr r0, =__bss_start
56 str r2, [r0, #0]
57 add r0, r0, #4
58 subs r3, r1, r0
/device/qemu/arm_mps3_an547/liteos_m/board/
H A Dstartup.s50 ldr r0, =__bss_start
55 str r2, [r0, #0]
56 add r0, r0, #4
57 subs r3, r1, r0
/device/soc/hisilicon/hi3861v100/sdk_liteos/third_party/mbedtls/include/mbedtls/
H A Dbn_mul.h520 "addc r13, r13, r0 \n\t" \
522 "addc r13, r13, r0 \n\t" \
525 "addc r13, r13, r0 \n\t" \
527 "addc r5, r13, r0 \n\t" \
594 "ldr r0, %3 \n\t" \
605 "ldmia r0!, {r6} \n\t" \
638 "str r0, %2 \n\t" \
641 : "r0", "r1", "r2", "r3", "r4", "r5", \
652 "ldr r0, [%0], #4 \n\t" \
654 "umaal r1, %2, %3, r0 \
[all...]
/device/soc/rockchip/rk2206/sdk_liteos/platform/startup/
H A Dstartup_rk2206.S89 ldrlt r0, [r1], #4
90 strlt r0, [r2], #4
104 ldrlt r0, [r1], #4
105 strlt r0, [r2], #4
115 movs r0, 0
119 strlt r0, [r1], #4
/device/soc/rockchip/common/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_wifi6/include/
H A Dhnd_armtrap.h70 uint32 r0; /* a1 */ member
/device/soc/hisilicon/common/platform/wifi/hi3881v100/driver/include/
H A Dhi_isr.h40 hi_u32 r0; member
/device/soc/hisilicon/hi3861v100/sdk_liteos/include/
H A Dhi_isr.h44 hi_u32 r0; member
/device/soc/rockchip/common/sdk_linux/include/linux/rockchip/
H A Drockchip_sip.h329 u32 r0; member
/device/soc/rockchip/rk3588/kernel/include/linux/rockchip/
H A Drockchip_sip.h304 u32 r0; member
/device/soc/rockchip/common/vendor/drivers/firmware/
H A Drockchip_sip.c337 fiq_pt_regs.ARM_r0 = nsec_ctx->r0; in sip_fiq_debugger_get_pt_regs()
/device/soc/rockchip/rk3588/kernel/drivers/firmware/
H A Drockchip_sip.c340 fiq_pt_regs.ARM_r0 = nsec_ctx->r0; in sip_fiq_debugger_get_pt_regs()
/device/soc/rockchip/common/sdk_linux/kernel/bpf/
H A Dverifier.c1983 * call foo // uses callee's r6 inside to compute r0
1984 * r0 += r6
1985 * if r0 == 0 goto
2156 * 3: (7b) *(u64 *)(r3 -8) = r0 in __mark_chain_precision()
4558 /* This is used to refine r0 return value bounds for helpers in check_func_arg()
5055 /* after the call registers r0 - r5 were scratched */ in clear_caller_saved_regs()
5121 /* callee cannot access r0, r6 - r9 for reading and has to write in check_func_call()
5164 struct bpf_reg_state *r0; in prepare_func_exit() local
5168 r0 = &callee->regs[BPF_REG_0]; in prepare_func_exit()
5169 if (r0 in prepare_func_exit()
[all...]
/device/soc/rockchip/common/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_wifi6/
H A Ddhd_msgbuf.c10496 bcm_bprintf(b, " r0 %x, r1 %x, r2 %x, r3 %x, r4 %x, r5 %x, r6 %x\n", in dhd_prot_dump_extended_trap()
10497 tr->r0, tr->r1, tr->r2, tr->r3, tr->r4, tr->r5, tr->r6); in dhd_prot_dump_extended_trap()
H A Ddhd_pcie.c10152 "\nTrap offset 0x%x, r0 0x%x, r1 0x%x, r2 0x%x, r3 0x%x, " in dhd_bus_dump_trap_info()
10158 ltoh32(tr->r0), ltoh32(tr->r1), ltoh32(tr->r2), ltoh32(tr->r3), in dhd_bus_dump_trap_info()
H A Ddhd_sdio.c10291 "r0 0x%x, r1 0x%x, r2 0x%x, r3 0x%x, " in dhd_bus_dump_trap_info()
10296 ltoh32(tr->r0), ltoh32(tr->r1), ltoh32(tr->r2), ltoh32(tr->r3), in dhd_bus_dump_trap_info()

Completed in 64 milliseconds