Home
last modified time | relevance | path

Searched refs:ppll (Results 1 - 4 of 4) sorted by relevance

/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c29 ppll, enumerator
140 PNAME(mux_cpll_npll_ppll_p) = {"cpll", "npll", "ppll"};
167 PNAME(mux_gpll_usb480m_cpll_ppll_p) = {"gpll", "usb480m", "cpll", "ppll"};
172 PNAME(mux_ppll_xin24m_p) = {"ppll", "xin24m"};
186 [ppll] = PLL(pll_rk3036, PLL_PPLL, "ppll", mux_pll_p, 0, RK1808_PMU_PLL_CON(0), RK1808_PMU_MODE_CON, 0, 4, 0,
773 COMPOSITE_NOMUX(0, "clk_wifi_pmu_src", "ppll", 0, RK1808_PMU_CLKSEL_CON(2), 8, 6, DFLAGS, RK1808_PMU_CLKGATE_CON(0),
795 COMPOSITE_NOMUX(SCLK_REF24M_PMU, "clk_ref24m_pmu", "ppll", 0, RK1808_PMU_CLKSEL_CON(2), 0, 6, DFLAGS,
802 FACTOR(0, "clk_ppll_ph0", "ppll", 0, 1, 2),
808 COMPOSITE_NOMUX(PCLK_PMU_PRE, "pclk_pmu_pre", "ppll", CLK_IS_CRITICA
[all...]
/device/soc/rockchip/rk3566/vendor/drivers/clk/
H A Dclk-rk3568.c27 ppll, enumerator
271 PNAME(ppll_usb480m_cpll_gpll_p) = {"ppll", "usb480m", "cpll", "gpll"};
285 PNAME(clk_pdpmu_p) = {"ppll", "gpll"};
286 PNAME(clk_mac_2top_p) = {"cpll_125m", "cpll_50m", "cpll_25m", "ppll"};
299 [ppll] = PLL(pll_rk3328, PLL_PPLL, "ppll", mux_pll_p, 0, RK3568_PMU_PLL_CON(0), RK3568_PMU_MODE_CON0, 0, 4, 0,
1046 FACTOR(0, "ppll_ph0", "ppll", 0, 1, 2),
1047 FACTOR(0, "ppll_ph180", "ppll", 0, 1, 2),
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3399.c35 ppll, enumerator
116 PNAME(mux_pll_src_cpll_gpll_ppll_p) = {"dummy_cpll", "gpll", "ppll"};
119 PNAME(mux_pll_src_cpll_gpll_npll_ppll_p) = {"dummy_cpll", "gpll", "npll", "ppll"};
122 PNAME(mux_pll_src_ppll_cpll_gpll_npll_p) = {"ppll", "dummy_cpll", "gpll", "npll", "upll"};
124 PNAME(mux_pll_src_cpll_gpll_npll_ppll_upll_24m_p) = {"dummy_cpll", "gpll", "npll", "ppll", "upll", "xin24m"};
150 PNAME(mux_pll_src_cpll_gpll_ppll_p) = {"cpll", "gpll", "ppll"};
153 PNAME(mux_pll_src_cpll_gpll_npll_ppll_p) = {"cpll", "gpll", "npll", "ppll"};
156 PNAME(mux_pll_src_ppll_cpll_gpll_npll_p) = {"ppll", "cpll", "gpll", "npll", "upll"};
158 PNAME(mux_pll_src_cpll_gpll_npll_ppll_upll_24m_p) = {"cpll", "gpll", "npll", "ppll", "upll", "xin24m"};
204 PNAME(mux_ppll_24m_p) = {"ppll", "xin24
[all...]
/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A Dclk-rk3588.c22 b0pll, b1pll, lpll, v0pll, aupll, cpll, gpll, npll, ppll, enumerator
508 PNAME(mux_24m_ppll_spll_p) = { "xin24m", "ppll", "spll" };
509 PNAME(mux_24m_ppll_p) = { "xin24m", "ppll" };
667 [ppll] = PLL(pll_rk3588_core, PLL_PPLL, "ppll", mux_pll_p,
2110 COMPOSITE_NOMUX(CLK_REF_PIPE_PHY0_PLL_SRC, "clk_ref_pipe_phy0_pll_src", "ppll", 0,
2113 COMPOSITE_NOMUX(CLK_REF_PIPE_PHY1_PLL_SRC, "clk_ref_pipe_phy1_pll_src", "ppll", 0,
2116 COMPOSITE_NOMUX(CLK_REF_PIPE_PHY2_PLL_SRC, "clk_ref_pipe_phy2_pll_src", "ppll", 0,
2253 GATE(CLK_PHY0_REF_ALT_P, "clk_phy0_ref_alt_p", "ppll", 0,
2255 GATE(CLK_PHY0_REF_ALT_M, "clk_phy0_ref_alt_m", "ppll",
[all...]

Completed in 11 milliseconds